

# Bt103

75 MHz  
Monolithic CMOS  
Triple 4-bit  
VIDEODAC™

## Distinguishing Features

- 75, 30 MHz Operation
- Triple 4-bit D/A Converters
- $\pm 1/16$  LSB Differential Linearity Error
- $\pm 1/8$  LSB Integral Linearity Error
- RS-343A/RS-170-Compatible Outputs
- TTL-Compatible Inputs
- +5 V CMOS Monolithic Construction
- 28-pin DIP Package
- Typical Power Dissipation: 800 mW

## Applications

- High-Resolution Color Graphics
- CAE/CAD/CAM
- Image Processing
- Video Reconstruction


## Product Description

The Bt103 is a triple 4-bit VIDEODAC designed specifically for high-performance, high-resolution color graphics.

Available control inputs include sync and blank, both pipelined to maintain synchronization with the color data. An on-chip voltage reference simplifies design, and a single external resistor controls the full-scale output current.

The Bt103 generates RS-343A-compatible video signals into a doubly-terminated 75  $\Omega$  load and RS-170-compatible video signals into a singly-terminated 75  $\Omega$  load, without requiring external buffering. The differential and integral linearity errors of the D/A converters are guaranteed to be a maximum of  $\pm 1/16$  LSB and  $\pm 1/8$  LSB, respectively, over the full temperature range.

## Functional Block Diagram



## Circuit Description

As illustrated in the functional block diagram, the Bt103 contains three 4-bit D/A converters, input registers, voltage reference, and a reference amplifier.


As shown in Figure 1, on the rising edge of each clock cycle, 12 bits of color information (R0–R3, G0–G3, and B0–B3) are latched into the device and presented to the three 4-bit D/A converters.

The SYNC\* and BLANK\* inputs, also latched on the rising edge of CLOCK and pipelined to maintain synchronization with the color data, add appropriately weighted currents to the analog outputs, producing the specific output levels required for video applications, as illustrated in Figure 2. Table 1 details how the SYNC\* and BLANK\* inputs modify the output levels.

The full-scale output current is set by an external resistor (RSET) between the FS ADJUST pin and AGND. RSET has a typical value of 499  $\Omega$  for generation of RS-343A video into a 37.5  $\Omega$  load.


The D/A converters on the Bt103 use a segmented architecture in which bit currents are routed to either the output or AGND by a sophisticated decoding scheme. This architecture eliminates the need for precision component ratios and greatly reduces the switching transients associated with turning current sources on or off. Monotonicity and low glitch are guaranteed by use of identical current sources and current steering their outputs. An on-chip operational amplifier stabilizes the full-scale output current against temperature and power supply variations.

The analog outputs of the Bt103 can directly drive a 37.5  $\Omega$  load, such as a doubly-terminated 75  $\Omega$  coaxial cable.



*Figure 1. Input/Output Timing.*

Circuit Description (continued)



Note: 75 Ω doubly-terminated load and RSET = 499 Ω. RS-343A levels and tolerances are assumed on all levels.

Figure 2. Composite Video Output Waveforms.

Description	IOG (mA)	IOR (mA)	IOB (mA)	SYNC*	BLANK*	DAC Input Data
WHITE	26.67	19.05	19.05	1	1	\$F
DATA	data + 8.81	data + 1.19	data + 1.19	1	1	data
DATA-SYNC	data + 1.19	data + 1.19	data + 1.19	0	1	data
BLACK	8.81	1.19	1.19	1	1	\$0
BLACK-SYNC	1.19	1.19	1.19	0	1	\$0
BLANK	7.62	0	0	1	0	\$x
SYNC	0	0	0	0	0	\$x

Note: Typical with full-scale IOG = 26.67 mA. RSET = 499 Ω.


Table 1. Video Output Truth Table.

## Pin Descriptions

Pin Name	Description
BLANK*	Composite blank control input (TTL compatible). A logical zero drives the analog outputs to the blanking level, as specified in Table 1. BLANK* is latched on the rising edge of CLOCK. When BLANK* is a logical zero, the R0–R3, G0–G3, and B0–B3 inputs are ignored.
SYNC*	Composite sync control input (TTL compatible). A logical zero on this input switches off a 40 IRE current source on the IOG output (see Figure 2). SYNC* does not override any other control or data input, as specified in Table 1; therefore, SYNC* should be asserted only during the blanking interval. SYNC* is latched on the rising edge of CLOCK.
R0–R3, G0–G3, B0–B3	Red, green, and blue data inputs (TTL compatible). R0, G0, and B0 are the least significant data bits. They are latched on the rising edge of CLOCK. Coding is binary.
CLOCK	Clock input (TTL compatible). The rising edge of CLOCK latches the R0–R3, G0–G3, B0–B3, SYNC*, and BLANK* inputs. It is typically the pixel clock rate of the video system. It is recommended that the CLOCK input be driven by a dedicated TTL buffer to avoid reflection-induced jitter.
IOR, IOG, IOB	Red, green, and blue current outputs. These high-impedance current sources can directly drive a doubly-terminated 75 Ω coaxial cable (Figure 3). All outputs, whether used or not, should have the same output load.
AGND	Analog ground. All AGND pins must be connected together on the same PCB plane to prevent latchup.
VAA	Analog power. All VAA pins must be connected together on the same PCB plane to prevent latchup.
FS ADJUST	<p data-bbox="333 1081 1228 1162">Full-scale adjust control. A resistor (RSET) connected between this pin and AGND controls the magnitude of the full-scale video signal (Figure 2). The IRE relationships in Figure 2 are maintained, regardless of the full-scale output current.</p> <p data-bbox="333 1188 1228 1213">The relationship between RSET and the full-scale output current on IOG is:</p> $RSET (\Omega) = 13,308 / IOG (mA)$ <p data-bbox="333 1330 1228 1354">The full-scale output current on IOR and IOB for a given RSET is defined as:</p> $IOR, IOB (mA) = 9,506 / RSET (\Omega)$

Pin Descriptions (continued)

Pin Name	Description
COMP1, COMP2	Compensation pins. These pins provide compensation for the internal reference amplifier. A 0.1 $\mu$ F ceramic capacitor must be connected between these two pins (Figure 3). The COMP resistor and capacitor must be as close to the device as possible to keep lead lengths to an absolute minimum. Refer to the PC Board Layout Considerations section for critical layout criteria.



Note: N/C pins may be left floating without affecting the performance of the Bt103.

## PC Board Layout Considerations

### PC Board Considerations

The layout should be optimized for lowest noise on the Bt103 power and ground planes by providing good decoupling. The trace length between groups of VAA and GND pins should be as short as possible to minimize inductive ringing.

A well-designed power distribution network is critical to eliminating digital switching noise. The ground plane must provide a low-impedance return path for the digital circuits. A PC board with a minimum of four layers is recommended, with layers 1 (top) and 4 (bottom) for signals and layers 2 and 3 for power and ground.

### Component Placement

Components should be placed as close as possible to the associated VIDEODAC pin. Whenever possible, components should be placed so traces can be connected point to point.

The optimum layout enables the Bt103 to be located as close as possible to the power supply connector and the video output connector.

### Ground Planes

For optimum performance, a common digital and analog ground plane is recommended.

### Power Planes

Separate digital and analog power planes are recommended. The digital power plane should provide power to all digital logic on the PC board, and the analog power plane should provide power to all Bt103 power pins, VREF circuitry, and COMP and VREF decoupling. There should be at least a 1/8-inch gap between the digital power plane and the analog power plane.

The analog power plane should be connected to the digital power plane (VCC) at a single point through a ferrite bead, as illustrated in Figure 3. This bead should be located within 3 inches of the Bt103. The bead provides resistance to switching currents, acting as a resistance at high frequencies. A low-resistance bead should be used, such as Ferroxcube 5659065-3B, Fair-Rite 2743001111, or TDK BF45-4001.

### Device Decoupling

For optimum performance, all capacitors should be located as close as possible to the device, and the shortest possible leads (consistent with reliable operation) should be used to reduce the lead inductance. Chip capacitors are recommended for minimum lead inductance. Radial lead ceramic capacitors may be substituted for chip capacitors and are better than axial lead capacitors for self-resonance. Values are chosen to have self-resonance above the pixel clock.

### Power Supply Decoupling

The best power supply decoupling performance is obtained with a 0.1  $\mu\text{F}$  ceramic capacitor, decoupling each VAA pin to AGND. The capacitors should be placed as close as possible to the device VAA and AGND pins and connected with short, wide traces.

The 10  $\mu\text{F}$  capacitor shown in Figure 3 is for low-frequency power supply ripple; the 0.1  $\mu\text{F}$  capacitors are for high-frequency power supply noise rejection.

When a linear regulator is used, the power-up sequence must be verified to prevent latchup. A linear regulator is recommended to filter the analog power supply if the power supply noise is greater than or equal to 200 mV. This is especially important when a switching power supply is used, and the switching frequency is close to the raster scan frequency. About 10 percent of the power supply hum and ripple noise less than 1 MHz will couple onto the analog outputs.

### COMP Decoupling

To optimize the settling time of the Bt103, a resistor may be added in series between the COMP capacitor and COMP pin. The series resistor damps inductive ringing on COMP, thus improving settling time.

The value of the resistor is typically 15  $\Omega$ ; however, the exact value is dependent on the PC board layout, clock rate, etc., and should be optimized for minimal settling time. An incorrect resistor value will result in degraded output performance, such as excessive ringing of the analog outputs or increased settling time.

A surface-mount ceramic chip capacitor is preferred for minimal lead inductance, which degrades the noise rejection of the circuit. Use of short, wide traces will also minimize lead inductance.

To reduce low-frequency supply noise a larger COMP capacitor value may be required.

## PC Board Layout Considerations *(continued)*

### Digital Signal Interconnect

The digital inputs to the Bt103 should be isolated as much as possible from the analog outputs and other analog circuitry. Also, these input signals should not overlay the analog power plane or analog output signals.

Most of the noise on the analog outputs will be caused by excessive edge rates (less than 3 ns), overshoot, undershoot, and ringing on the digital inputs.

The digital edge rates should not be faster than necessary, as feedthrough noise is proportional to the digital edge rates. Lower-speed applications will benefit from using lower-speed logic (3–5 ns edge rates) to reduce data-related noise on the analog outputs.

Transmission lines will mismatch if the lines do not match the source and destination impedance. This will degrade signal fidelity if the line length reflection time is greater than one fourth the signal edge time (refer to Brooktree Application Notes AN-11 and AN-12). Line termination or line-length reduction is the solution. For example, logic edge rates of 2 ns require line lengths of less than 4 inches without use of termination. Ringing may be reduced by damping the line with a series resistor (30–300  $\Omega$ ). The RS-select inputs and RD\*/WR\* lines must be verified for proper levels with no ringing, undershoot, or overshoot. Ringing on these lines can cause improper operation.

Radiation of digital signals can also be picked up by the analog circuitry. This is prevented by reducing the digital edge rates (rise/fall time), minimizing ringing with damping resistors, and minimizing coupling through PC board capacitance by routing the digital signals at a 90 degree angle to any analog signals.

The clock driver and all other digital devices must be adequately decoupled to prevent noise generated by the digital devices from coupling into the analog circuitry.

### Clock Interfacing

The Bt103 requires a pixel clock with monotonic clock edges for proper operation. Impedance mismatch on the pixel clock line will induce reflections on the pixel clock, which may cause erratic operation.

*The Pixel Clock Pulse Width High Time and Pixel Clock Pulse Width Low Time minimum specifications (see the AC Characteristics section) must not be violated, or erratic operation can occur.*

The pixel clock line must be terminated to prevent impedance mismatch. A series termination of 33–68  $\Omega$  placed at the pixel clock driver may be used, or a parallel termination may be used at the pixel clock input to the VIDEODAC. A parallel termination of 220  $\Omega$  to VCC and 330  $\Omega$  to ground will provide a Thevenin equivalent of a 110  $\Omega$  termination, which is normally sufficient to absorb reflections. The series or parallel resistor values should be adjusted to provide the optimum clock signal fidelity.

### Analog Signal Interconnect

The Bt103 should be located as close as possible to the output connectors to minimize noise pickup and reflections caused by impedance mismatch.

*The analog outputs are susceptible to crosstalk from digital lines; digital traces must not be routed under or adjacent to the analog output traces.*

To maximize the high-frequency power supply rejection, the video output signals should not overlay the analog power plane.

For maximum performance, the analog video output impedance, cable impedance, and load impedance should be the same. The load resistor connection between the video outputs and GND should be as close as possible to the Bt103 to minimize reflections. Unused analog outputs should be connected to GND.


Analog output video edges exceeding the CRT monitor bandwidth can be reflected, producing cable-length dependent ghosts. Simple pulse filters can reduce high-frequency energy, reducing EMI and noise. The filter impedance must match the line impedance.

### Analog Output Protection

The Bt103 analog output should be protected against high-energy discharges, such as those from monitor arc-over or from hot-switching AC-coupled monitors.

The diode protection circuit shown in Figure 3 can prevent latchup under severe discharge conditions without adversely degrading analog transition times. The 1N4148/9 parts are low-capacitance, fast-switching diodes, which are also available in multiple-device packages (FSA250X or FSA270X) or surface-mountable pairs (BAV99 or MMBD7001).

PC Board Layout Considerations (continued)



Location	Description	Vendor Part Number
C1, C2, C3, C4	0.1 $\mu$ F ceramic capacitor	Erie RPE112Z5U104M50V
C5	10 $\mu$ F tantalum capacitor	Mallory CSR13G106KM
L1	ferrite bead	Fair-Rite 2743001111
R1, R2, R3	75 $\Omega$ 1% metal film resistor	Dale CMF-55C
R4	22 $\Omega$ 1% metal film resistor	Dale CMF-55C
RSET	499 $\Omega$ 1% metal film resistor	Dale CMF-55C

Note: The vendor numbers above are listed only as a guide. Substitution of devices with similar characteristics will not affect the performance of the Bt103.

Figure 3. Typical Connection Diagram and Parts List.

## Application Information

### **RS-170 Video Generation**

For generation of RS-170-compatible video, it is recommended that a singly-terminated 75  $\Omega$  load be used with an RSET value of about 713  $\Omega$ . If the Bt103 is not driving a large capacitive load, there will be negligible difference in video quality between doubly-terminated 75  $\Omega$  and singly-terminated 75  $\Omega$  loads.

If the user is driving a large capacitive load [i.e., if load  $RC > 1/(20 fc\pi)$  (where  $fc$  = clock frequency)], it is recommended that an output buffer be used to drive a doubly-terminated 75  $\Omega$  load.

### **NonVideo Applications**

The Bt103 may be used in nonvideo applications by disabling the video-specific control inputs. SYNC\* should be a logical zero, and BLANK\* should be a logical one. All three outputs will have the same full-scale output current.

The relationship between RSET and the full-scale output current ( $I_{out}$ ) in this configuration is as follows:

$$RSET (\Omega) = 8,912 / I_{out} (\text{mA})$$

With the data inputs at \$00, there is a DC offset current ( $I_{min}$ ) defined as follows:

$$I_{min} (\text{mA}) = 594 / RSET (\Omega)$$

Therefore, the total full-scale output current will be  $I_{out} + I_{min}$ .

### **ESD and Latchup Considerations**

Correct ESD-sensitive handling procedures are required to prevent device damage, which can produce symptoms of catastrophic failure or erratic device behavior with somewhat leaky inputs.

All logic inputs should be held low until power to the device has settled to the specified tolerance. DAC power decoupling networks with large time constants should be avoided. They could delay VAA power to the device. Ferrite beads must only be used for analog power VAA decoupling. Inductors cause a time constant delay that induces latchup.

Latchup can be prevented by ensuring that all VAA pins are at the same potential, and that the VAA supply voltage is applied before the signal pin voltages. The correct power-up sequence ensures that any signal pin voltage will never exceed the power supply voltage by more than +0.5 V.

## Recommended Operating Conditions

Parameter	Symbol	Min	Typ	Max	Units
Power Supply	VAA	4.75	5.00	5.25	V
Ambient Operating Temperature	TA				
Bt103KC30		0		+70	°C
Bt103BC		-25		+85	°C
Output Load	RL		37.5		Ω
FS ADJUST Resistor	RSET		499		Ω

## Absolute Maximum Ratings

Parameter	Symbol	Min	Typ	Max	Units
VAA (measured to AGND)				7.0	V
Voltage on any Signal Pin (Note 1)		AGND - 0.5		VAA + 0.5	V
Analog Output Short Circuit Duration to any Power Supply or Common	ISC		indefinite		
Ambient Operating Temperature	TA	-55		+125	°C
Storage Temperature	TS	-65		+150	°C
Junction Temperature	TJ			+175	°C
Soldering Temperature (5 seconds, 1/4" from pin)	TSOL			260	°C

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

*Note 1:* This device employs high-impedance CMOS devices on all signal pins. It should be handled as an ESD-sensitive device. Voltage on any signal pin that exceeds the power supply voltage by more than +0.5 V can induce destructive latchup.

## DC Characteristics

Parameter	Symbol	Min	Typ	Max	Units
Resolution (each DAC)		4	4	4	Bits
Accuracy (each DAC)					
Integral Linearity Error	IL			±1/8	LSB
Differential Linearity Error	DL			±1/16	LSB
Gray-Scale Error				±10	% Gray Scale
Monotonicity			guaranteed		
Coding					Binary
Digital Inputs					
Input High Voltage	VIH	2.0		VAA + 0.5	V
Input Low Voltage	VIL	AGND - 0.5		0.8	V
Input High Current (Vin = 2.4 V)	IIH	-200		-1200	µA
Input Low Current (Vin = 0.4 V)	IIL	-200		-1200	µA
Input Capacitance (f = 1 MHz, Vin = 2.4 V)	CIN		10		pF
Analog Outputs					
Gray Scale Current Range		15		20	mA
Output Current					
White Level Relative to Blank		16.88	19.05	20.69	mA
White Level Relative to Black		15.86	17.62	19.38	mA
Black Level Relative to Blank		1.02	1.19	1.31	mA
Blank Level on IOR, IOB		0	5	50	µA
Blank Level on IOG		6.29	7.62	8.96	mA
Sync Level on IOG		0	5	50	µA
LSB Size			1.175	.	mA
DAC-to-DAC Matching			2	5	%
Output Compliance	VOC	-0.5		+1.4	V
Output Impedance	ROUT		10		kΩ
Output Capacitance (f = 1 MHz, IOU <sub>T</sub> = 0 mA)	COU <sub>T</sub>		20		pF
Internal Voltage Reference	VREF		1.2		V
Power Supply Rejection Ratio (COMP = 0.1 µF, f = 1 kHz)	PSRR		0.2	0.5	% / % ΔVAA

Test conditions (unless otherwise specified): "Recommended Operating Conditions" with RSET = 499 Ω. As the above parameters are guaranteed over the full temperature range, temperature coefficients are not specified or required. Typical values are based on nominal temperature, i.e., room temperature, and nominal voltage, i.e., 5 V.

## AC Characteristics


Parameter	Symbol	75 MHz Devices			30 MHz Devices			Units
		Min	Typ	Max	Min	Typ	Max	
Clock Rate	Fmax			75			30	MHz
Data and Control Setup Time	TSU	4			10			ns
Data and Control Hold Time	TH	1			2			ns
Clock Cycle Time	TCYC	13.3			33.3			ns
Clock Pulse Width High Time	TCLKH	5			10			ns
Clock Pulse Width Low Time	TCLKL	5			10			ns
Analog Output Delay	TDLY		12			12		ns
Analog Output Rise/Fall Time	TVRF			4			9	ns
Analog Output Settling Time (Note 1)	TS		12			15		ns
Clock and Data Feedthrough (Note 1)			-30			-30		dB
Glitch Impulse (Note 1)			50			50		pV - sec
DAC-to-DAC Crosstalk			-25			-25		dB
Analog Output Skew			0	2		0	2	ns
Pipeline Delay		2	2	2	2	2	2	Clocks
VAA Supply Current (Note 2)	IAA			175			110	mA

Test conditions (unless otherwise specified): "Recommended Operating Conditions" with RSET = 499  $\Omega$ . TTL input values are 0–3 V with input rise/fall times  $\leq$  4 ns, measured between the 10-percent and 90-percent points. Timing reference points at 50 percent for inputs and outputs. COMP resistor = 22  $\Omega$ . Output load  $\leq$  10 pF. See timing notes in Figure 4. As the above parameters are guaranteed over the full temperature range, temperature coefficients are not specified or required. Typical values are based on nominal temperature, i.e., room temperature, and nominal voltage, i.e., 5 V.

*Note 1:* Clock and data feedthrough is a function of the number of edge rates, and the amount of overshoot and undershoot on the digital inputs. For this test, the digital inputs have a 1 k $\Omega$  resistor to the regular PCB ground plane and are driven by 74HC logic. Settling time does not include clock and data feedthrough. Glitch impulse includes clock and data feedthrough, and -3 dB test bandwidth = 2x clock rate.

*Note 2:* At Fmax. IAA (max) at VAA = 5.25 V.

Timing Waveforms




- Note 1:* Output delay is measured from the 50-percent point of the rising edge of CLOCK to the 50-percent point of full-scale transition.
- Note 2:* Settling time is measured from the 50-percent point of full-scale transition to the output remaining within  $\pm 1/8$  LSB.
- Note 3:* Output rise/fall time is measured between the 10-percent and 90-percent points of full-scale transition.

Figure 4. Input/Output Timing.

Ordering Information


Model Number	Speed	Package	Ambient Temperature Range
Bt103BC	75 MHz	28-pin 0.6" Cerdip	-25° to +85° C
Bt103KC30	30 MHz	28-pin 0.6" Cerdip	0° to +70° C
Bt103EVM	Evaluation Board for the Bt103		

Device Circuit Data




High-speed operation is accomplished with pipelining and a unique (patent-pending) TTL input buffer. This input buffer features a resistive level shifter that uses a temperature and process-compensated current source.

**Equivalent Circuit of the Digital Inputs.**



**Equivalent Circuit of the Reference Amplifier.**



**Equivalent Circuit of the Current Output (IOG).**