

TM4256EL9, TM4256GU9 262,144 BY 9-BIT DYNAMIC RAM MODULES


SEPTEMBER 1985—REVISED MARCH 1988

- 262,144 × 9 Organization
- Single 5-V Supply (10% Tolerance)
- 30-Pin Single-In-line Package (SIP)
 - Pinned Module for Through-Hole Insertion (TM4256EL9)
 - Leadless Module for Use with Sockets (TM4256GU9)
- Utilizes Nine 256K Dynamic RAMs in Plastic Chip Carriers
- Long Refresh Period . . . 4 ms (256 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance of Unmounted RAMs:

	ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)
TMS4256-10	100 ns	50 ns	200 ns
TMS4256-12	120 ns	60 ns	230 ns
TMS4256-15	150 ns	75 ns	280 ns

- Common $\overline{\text{CAS}}$ Control for Eight Common Data-In and Data-Out Lines
- Separate $\overline{\text{CAS}}$ Control for One Separate Pair of Data-In and Data-Out Lines
- Low Power Dissipation
- Operating Free-Air Temperature . . . 0°C to 70°C

TM4256EL9 . . . I SINGLE-IN-LINE PACKAGE
(TOP VIEW)



Dynamic RAM Modules

5

description

The TM4256_9 series are 2304K, dynamic random-access memory modules organized as 262,144 × 9 bits [bit nine (D9, Q9) is generally used for parity and is controlled by CAS9] in a 30-pin single-in-line package comprising nine TMS4256FML, 262,144 × 1 bit dynamic RAMs in 18-lead plastic chip carriers mounted on top of a substrate together with decoupling capacitors mounted beneath the chip carriers. The onboard capacitors eliminate the need for bypassing on the motherboard and offer superior performance over equivalent leaded capacitors due to reduced lead inductance. Also, with 0.3 inch board spacing the TM4256_9 has a density of ten devices per square inch (approximately 4 × the density of DIPs). With the elimination of bypass capacitors on the motherboard, reduced PC board size, and fewer

PIN NOMENCLATURE TM4256EL9	
A0-A8	Address Inputs
CAS, CAS9	Column-Address Strobe
DQ1-DQ8	Data In/Data Out
D9	Data In
NC	No Connection
Q9	Data Out
RAS	Row-Address Strobe
VDD	5-V Supply
VSS	Ground
W	Write Enable

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

Copyright © 1985, Texas Instruments Incorporated

TM4256EL9, TM4256GU9 262,144 BY 9-BIT DYNAMIC RAM MODULES

plated through-holes, a cost savings can be realized.

Each TMS4256FML is described in its data sheet and is fully electrically tested and processed according to TI MIL-STD-883B flows (as amended for commercial applications) prior to assembly. After assembly onto the SIP, a further set of electrical tests is performed.

The TM4256_9 features $\overline{\text{RAS}}$ access times of 100 ns, 120 ns, and 150 ns maximum.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with $\overline{\text{RAS}}$ in order to retain data. $\overline{\text{CAS}}$ can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TM4256_9 is rated for operation from 0°C to 70°C.

presence detect

This feature is included on the TM4256GU9 to allow for hardware presence detection of the memory module. The $\overline{\text{PRD}}$ pin for each module in the system should be pulled high through a pull-up resistor, resulting in a logic one when no module is present. When a module is present, $\overline{\text{PRD}}$ is a logic zero as this pin is connected to VSS on the module. $\overline{\text{PRD}}$ can be used only to detect a module's presence, not its functionality. In a system not requiring presence detect, it is recommended that this pin be left as a no connect; this allows the use of either type of module without adverse effects.


operation

The TM4256EL9 and TM4256GU9 operate as nine TMS4256FMLs connected as shown in the functional block diagram. Refer to the TMS4256 data sheet for details of operation.

specifications

For TMS4256FML electrical specifications, refer to the TMS4256 data sheet.

TM4256GU9 . . . U SINGLE-IN-LINE PACKAGE
(TOP VIEW)




PIN NOMENCLATURE TM4256GU9	
A0-A8	Address Inputs
CAS, CAS9	Column-Address Strobes
DQ1-DQ8	Data In/Data Out
D9	Data In
NC	No Connection
$\overline{\text{PRD}}$	Presence Detect (VSS)
Q9	Data Out
$\overline{\text{RAS}}$	Row-Address Strobe
VDD	5-V Supply
VSS	Ground
W	Write Enable

TM4256EL9, TM4256GU9 262,144 BY 9-BIT DYNAMIC RAM MODULES

single-in-line package and components

- PC substrate: 1,27 mm (0.05 inch) nominal thickness epoxy-glass
- Bypass capacitors: Multilayer ceramic
- Leads: Tin/lead solder coated over phosphor-bronze
- Contact area for socketable devices: Nickel plate barrier and solder finish on top of copper foil

functional block diagram



[†]Not available on the TM4256EL9.

TM4256EL9, TM4256GU9
262,144 BY 9-BIT DYNAMIC RAM MODULES

Dynamic RAM Modules

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Voltage range on any pin including V _{DD} supply (see Note 1)	-1 V to 7 V
Short circuit output current for any output	50 mA
Power dissipation	9 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

†Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to V_{SS}.

recommended operating conditions

	MIN	NOM	MAX	UNIT
V _{DD} Supply voltage	4.5	5	5.5	V
V _{SS} Supply voltage		0		V
V _{IH} High-level input voltage			6.5	V
V _{IL} Low-level input voltage (see Note 2)	-1		0.8	V
T _A Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TM4256_9-10		TM4256_9-12		UNIT
		MIN	MAX	MIN	MAX	
V _{OH} High-level output voltage	I _{OH} = -5 mA	2.4	V _{DD}	2.4	V _{DD}	V
V _{OL} Low-level output voltage	I _{OL} = 4.2 mA	0	0.4	0	0.4	V
I _I Input current (leakage)	V _I = 0 V to 6.5 V, V _{DD} = 5 V, All other pins = 0 V	±10		±10		µA
I _O Output current (leakage)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V, $\overline{\text{CAS}}$ high	±10		±10		µA
I _{DD1} ‡ Average operating current during read or write cycle	t _c = minimum cycle All outputs open	630		585		mA
I _{DD2} ‡ Standby current	After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high, All outputs open	41		41		mA
I _{DD3} ‡ Average refresh current	t _c = minimum cycle, $\overline{\text{CAS}}$ high and $\overline{\text{RAS}}$ cycling, All outputs open	522		477		mA
I _{DD4} ‡ Average page-mode current	t _{c(P)} = minimum cycle, $\overline{\text{RAS}}$ low and $\overline{\text{CAS}}$ cycling, All outputs open	450		405		mA

‡I_{DD1}-I_{DD4} are measured with M1-M9 in the same mode (i.e., operating, standby, refresh, page mode).

TM4256EL9, TM4256GU9
262,144 BY 9-BIT DYNAMIC RAM MODULES

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TM4256_9-15		UNIT
		MIN	MAX	
V _{OH} High-level output voltage	I _{OH} = -5 mA	2.4	V _{DD}	V
V _{OL} Low-level output voltage	I _{OL} = 4.2 mA	0	0.4	V
I _I Input current (leakage)	V _I = 0 V to 6.5 V, V _{DD} = 5 V, All other pins = 0 V	±10		µA
I _O Output current (leakage)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V, $\overline{\text{CAS}}$ high	±10		µA
I _{DD1} [†] Average operating current during read or write cycle	t _c = minimum cycle All outputs open	540		mA
I _{DD2} [†] Standby current	After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high, All outputs open	41		mA
I _{DD3} [†] Average refresh current	t _c = minimum cycle, $\overline{\text{CAS}}$ high and $\overline{\text{RAS}}$ cycling, All outputs open	432		mA
I _{DD4} [†] Average page-mode current	t _{c(P)} = minimum cycle, $\overline{\text{RAS}}$ low and $\overline{\text{CAS}}$ cycling, All outputs open	360		mA

[†]I_{DD1}-I_{DD4} are measured with M1-M9 in the same mode (i.e., operating, standby, refresh, page mode).

**capacitance over recommended supply voltage range and operating free-air temperature range,
f = 1 MHz**

PARAMETER	MIN	MAX	UNIT
C _{i(A)} Input capacitance, address inputs	45		pF
C _{i(DQ)} Input capacitance, data inputs	12		pF
C _{i(RAS)} Input capacitance, $\overline{\text{RAS}}$ input	45		pF
C _{i(W)} Input capacitance, $\overline{\text{W}}$ input	63		pF
C _{i(CAS9)} Input capacitance, $\overline{\text{CAS9}}$ input	5		pF
C _{i(CAS)} Input capacitance, $\overline{\text{CAS}}$ input	40		pF
C _{i(D9)} Input capacitance, D9 input	5		pF
C _{o(Q9)} Output capacitance, Q9 input	7		pF
C _{o(VDD)} Decoupling capacitance	0.8		µF