



128Kx32 EEPROM MODULE


FEATURES

- Access Times of 150nS, 200nS, 250nS and 300nS
- Packaging:
 - 66-pin, PGA Type, 1.185 inch square, Hermetic Ceramic HIP (Package 401), SMD Number 5962-94585
 - 68 lead, 40mm CQFP (Package 501)
- Organized as 128Kx32; User Configurable as 256Kx16 or 512Kx8
- Data Retention Ten Years Minimum
- Commercial, Industrial and Military Temperature Ranges
- Low Power CMOS, 5mA Standby

- Automatic Page Write Operation
- Page Write Cycle Time: 10mS Max
- Data Polling for End of Write Detection
- Hardware and Software Data Protection
- TTL Compatible Inputs and Outputs
- 5 Volt Power Supply
- Built in Decoupling Caps and Multiple Ground Pins for Low Noise Operation
- Weight
 - WE128K32-XHX - 13 grams typical
 - WE128K32-XG4X - 20 grams typical

FIG. 1 PIN CONFIGURATION FOR WE128K32N-XHX, SMD 5962-94585


TOP VIEW



PIN DESCRIPTION

I/O ₀₋₃₁	Data Inputs/Outputs
A ₀₋₁₆	Address Inputs
WE ₁₋₄	Write Enables
CS ₁₋₄	Chip Selects
OE	Output Enable
V _{CC}	Power Supply
GND	Ground
NC	Not Connected


BLOCK DIAGRAM



5 EEPROM MODULES




FIG. 2 PIN CONFIGURATION FOR WE128K32-XG4X



PIN DESCRIPTION

I/O0-31	Data Inputs/Outputs
A0-16	Address Inputs
WE	Write Enables
CS1-4	Chip Selects
OE	Output Enable
VCC	Power Supply
GND	Ground
NC	Not Connected

BLOCK DIAGRAM



EEPROM MODULES



ABSOLUTE MAXIMUM RATINGS

Table with 4 columns: Parameter, Symbol, Value, Unit. Rows include Operating Temperature, Storage Temperature, Signal Voltage Relative to GND, and Voltage on OE and A9.

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

RECOMMENDED OPERATING CONDITIONS

Table with 5 columns: Parameter, Symbol, Min, Max, Unit. Rows include Supply Voltage, Input High Voltage, Input Low Voltage, Operating Temp. (Mil.), and Operating Temp. (Ind.).

TRUTH TABLE

Table with 5 columns: CS, OE, WE, Mode, Data I/O. Rows show combinations of control signals and resulting device modes like Standby, Read, Write, Out Disable, Write Inhibit.

CAPACITANCE (TA = +25°C)

Table with 5 columns: Parameter, Symbol, Conditions, Max, Unit. Rows include OE capacitance, WE1-4 capacitance HIP (PGA) CQFP G4, CS1-4 capacitance, Data I/O capacitance, and Address input capacitance.

This parameter is guaranteed by design but not tested.

5 EEPROM MODULES

DC CHARACTERISTICS

(VCC = 5.0V, VSS = 0V, TA = -55°C to +125°C)

Table with 6 columns: Parameter, Symbol, Conditions, Min, Max, Unit. Rows include Input Leakage Current, Output Leakage Current, Operating Supply Current x 32 Mode, Standby Current, Output Low Voltage, and Output High Voltage.

NOTE: DC test conditions: VIH = VCC - 0.3V, VIL = 0.3V

FIG. 3 AC TEST CIRCUIT



AC TEST CONDITIONS

Table with 3 columns: Parameter, Typ, Unit. Rows include Input Pulse Levels, Input Rise and Fall, Input and Output Reference Level, and Output Timing Reference Level.

NOTES: VZ is programmable from -2V to +7V. IOL & IOH programmable from 0 to 16mA. Tester Impedance Z0 = 75 Ω. VZ is typically the midpoint of VOL and VOH. IOL & IOH are adjusted to simulate a typical resistive load circuit. ATE tester includes µg capacitance.



WRITE

A write cycle is initiated when OE is high and a low pulse is on WE or CS with CS or WE low. The address is latched on the falling edge of CS or WE whichever occurs last. The data is latched by the rising edge of CS or WE, whichever occurs first. A byte write operation will automatically continue to completion.

WRITE CYCLE TIMING

Figures 4 and 5 show the write cycle timing relationships. A write cycle begins with address application, write enable and chip select. Chip select is accomplished by placing the CS line low. Write enable consists of setting the WE line low. The write cycle begins when the last of either CS or WE goes low.

The WE line transition from high to low also initiates an internal 150 µSec delay timer to permit page mode operation. Each subsequent WE transition from high to low that occurs before the completion of the 150 µSec time out will restart the timer from zero. The operation of the timer is the same as a retriggerable one-shot.


AC WRITE CHARACTERISTICS

(VCC = 5.0V, VSS = 0V, TA = -55°C to +125°C)

Table with 5 columns: Write Cycle Parameter, Symbol, Min, Max, Unit. Rows include Write Cycle Time, Address Set-up Time, Write Pulse Width, Chip Select Set-up Time, Address Hold Time, Data Hold Time, Chip Select Hold Time, Data Set-up Time, Output Enable Set-up Time, Output Enable Hold Time, and Write Pulse Width High.




FIG. 4
WRITE WAVEFORMS
WE CONTROLLED



5

EEPROM MODULES

FIG. 5
WRITE WAVEFORMS
CS CONTROLLED





READ


The WE128K32-XXX stores data at the memory location determined by the address pins. When CS and OE are low and WE is high, this data is present on the outputs. When CS and OE are high, the outputs are in a high impedance state. This two line control prevents bus contention.

AC READ CHARACTERISTICS

(Vcc = 5.0V, Vss = 0V, TA = -55°C to +125°C)

Read Cycle Parameter	Symbol	-150		-200		-250		-300		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{RC}	150		200		250		300		nS
Address Access Time	t _{ACC}		150		200		250		300	nS
Chip Select Access Time	t _{ACS}		150		200		250		300	nS
Output Hold from Add. Change, OE or CS	t _{OH}	0		0		0		0		nS
Output Enable to Output Valid	t _{OE}	0	85	0	85	0	100	0	125	nS
Chip Select or OE to High Z Output	t _{DF}		70		70		70		70	nS

FIG. 6 READ WAVEFORMS



NOTES:
 OE may be delayed up to t_{ACS} - t_{OH} after the falling edge of CS without impact on t_{OH} or by t_{ACC} - t_{OH} after an address change without impact on t_{ACC}.



DATA POLLING


The WE128K32-XXX offers a data polling feature which allows a faster method of writing to the device. Figure 7 shows the timing diagram for this function. During a byte or page write cycle, an attempted read of the last byte written will result in the complement of the written data on D7 (for each chip.) Once the write cycle has been completed, true data is valid on all outputs and the next cycle may begin. Data polling may begin at any time during the write cycle.

DATA POLLING CHARACTERISTICS

(VCC = 5.0V, VSS = 0V, TA = -55°C to +125°C)

Parameter	Symbol	Min	Max	Unit
Data Hold Time	t _{DH}	10		nS
OE Hold Time	t _{OEH}	10		nS
OE To Output Valid	t _{OE}		100	nS
Write Recovery Time	t _{WR}	0		nS

**FIG. 7
DATA POLLING
WAVEFORMS**





PAGE WRITE OPERATION

The WE128K32-XXX has a page write operation that allows one to 128 bytes of data to be written into the device and consecutively loads during the internal programming period. Successive bytes may be loaded in the same manner after the first data byte has been loaded. An internal timer begins a time out operation at each write cycle. If another write cycle is completed within 150µS or less, a new time out period begins. Each write cycle restarts the delay period. The write cycles can be continued as long as the interval is less than the time out period.

The usual procedure is to increment the least significant address lines from A0 through A6 at each write cycle. In this manner a page of up to 128 bytes can be loaded in to the EEPROM in a burst mode before beginning the relatively long interval programming cycle.

After the 150µS time out is completed, the EEPROM begins an internal write cycle. During this cycle the entire page of bytes will be written at the same time. The internal programming cycle is the same regardless of the number of bytes accessed.


PAGE WRITE CHARACTERISTICS

(VCC = 5.0V, VSS = 0V, TA = -55°C to +125°C)

Page Mode Write Characteristics		Symbol	Min	Max	Unit
Write Cycle Time, TYP = 6mS		t _{WC}		10	mS
Address Set-up Time		t _{AS}	10		nS
Address Hold Time (1)		t _{AH}	100		nS
Data Set-up Time		t _{DS}	100		nS
Data Hold Time		t _{DH}	10		nS
Write Pulse Width		t _{WP}	150		nS
Byte Load Cycle Time		t _{BLC}		150	µS
Write Pulse Width High		t _{WPH}	50		nS

1. Page address must remain valid for duration of write cycle.


FIG. 8
PAGE MODE
WRITE WAVEFORMS



EEPROM MODULES



FIG. 9
SOFTWARE DATA PROTECTION
ENABLE ALGORITHM⁽¹⁾




NOTES:

- 1. Data Format: D₇ - D₀ (Hex);
Address Format: A₁₅ - A₀ (Hex).
- 2. Write Protect state will be activated at end of write even if no other data is loaded.
- 3. Write Protect state will be deactivated at end of write period even if no other data is loaded.
- 4. 1 to 128 bytes of data may be loaded.



FIG. 10
SOFTWARE DATA PROTECTION
DISABLE ALGORITHM⁽¹⁾



NOTES:

1. Data Format: D₇ - D₀ (Hex); Address Format: A₁₅ - A₀ (Hex).
2. Write Protect state will be activated at end of write even if no other data is loaded
3. Write Protect state will be deactivated at end of write period even if no other data is loaded.
4. 1 to 128 bytes of data may be loaded.

SOFTWARE DATA PROTECTION

A software write protection feature may be enabled or disabled by the user. When shipped by White Microelectronics, the WE-128K32-XXX has the feature disabled. Write access to the device is unrestricted.

To enable software write protection, the user writes three access code bytes to three special internal locations. Once write protection has been enabled, each write to the EEPROM must use the same three byte write sequence to permit writing. The write protection feature can be disabled by a six byte write sequence of specific data to specific locations. Power transitions will not reset the software write protection.

Each 128K byte block of the EEPROM has independent write protection. One or more blocks may be enabled and the rest disabled in any combination. The software write protection guards against inadvertent writes during power transitions, or unauthorized modification using a PROM programmer.

HARDWARE DATA PROTECTION

These features protect against inadvertent writes to the WE128K32-XXX. These are included to improve reliability during normal operation:

- a) **Vcc power on delay**
As Vcc climbs past 3.8V typical the device will wait 5mSec typical before allowing write cycles.
- b) **Vcc sense**
While below 3.8V typical write cycles are inhibited.
- c) **Write inhibiting**
Holding \overline{OE} low and either \overline{CS} or \overline{WE} high inhibits write cycles.
- d) **Noise filter**
Pulses of <15nS (typ) on \overline{WE} or \overline{CS} will not initiate a write cycle.

EEPROM MODULES



ORDERING INFORMATION

W E 128K32 X - XXX X X

DEVICE GRADE:

- Q = MIL-STD-883 Compliant
- M = Military Screened -55 °C to +125 °C
- I = Industrial -40 °C to +85 °C
- C = Commercial 0 to +70 °C

PACKAGE TYPE:

- H = Ceramic Hex In-line Package, HIP (Package 401)
- G4 = 40mm Ceramic Quad Flat Pack, CQFP (Package 501)

ACCESS TIME in nS

IMPROVEMENT MARK

- N = No Connect at pins 8, 21, 28, and 39 in HIP for upgrade

ORGANIZATION 128K x 32

- User Configurable as 256K x 16 or 512K x 8

EEPROM

WHITE MICROELECTRONICS

5

EEPROM MODULES

Device Type	Speed	Package	SMD Number
128K x 32 EEPROM	300nS	66 pin HIP	5962-94585 01HXX
128K x 32 EEPROM	250nS	66 pin HIP	5962-94585 02HXX
128K x 32 EEPROM	200nS	66 pin HIP	5962-94585 03HXX
128K x 32 EEPROM	150nS	66 pin HIP	5962-94585 04HXX