




2.5V 512K × 32/36 SRAM with NTD™


Features

- Organization: 524,288 words × 32 or 36 bits
- NTD™ architecture for efficient bus operation
- Fast clock speeds to 200 MHz in LVTTL/LVCMOS
- Fast clock to data access: 3/3.4/4 ns
- Fast $\overline{OE}$ access time: 3/3.4/4 ns
- Fully synchronous operation
- “Flow-through” or “pipelined” mode
- Asynchronous output enable control
- Economical 100-pin TQFP package
- 119 BGA (7 × 17 Ball Grid Array package)
- Byte write enables
- Clock enable for operation hold
- Multiple chip enables for easy expansion
- 2.5V core power supply
- 2.5V I/O operation
- Self-timed write cycles
- Interleaved or linear burst modes
- Snooze mode for standby operation

Logic block diagram



Pin arrangement for TQFP (top view)



Note: Pins 1,30,51,80 are NC for ×32

Selection guide

	-200	-166	-100	Units
Minimum cycle time	5	6	10	ns
Maximum pipelined clock frequency	200	166	100	MHz
Maximum pipelined clock access time	3.0	3.4	4.0	ns
Maximum operating current	280	230	150	mA
Maximum standby current	100	70	50	mA
Maximum CMOS standby current (DC)	30	30	30	mA

NTD™ is a trademark of Alliance Semiconductor Corporation.



119 BGA Pin Out - Top View

	1	2	3	4	5	6	7
A	V _{DDQ}	A	A	A	A	A	V _{DDQ}
B	NC	CE1	A	ADV/ LD	A	$\overline{\text{CE2}}$	NC
C	NC	A	A	V _{DD}	A	A	NC
D	DQC	DQPc	V _{SS}	NC	V _{SS}	DQpb	DQb
E	DQC	DQC	V _{SS}	$\overline{\text{CE0}}$	V _{SS}	DQb	DQb
F	V _{DDQ}	DQC	V _{SS}	$\overline{\text{OE}}$	V _{SS}	DQb	V _{DDQ}
G	DQC	DQC	$\overline{\text{BWc}}$	A	$\overline{\text{BWb}}$	DQb	DQb
H	DQC	DQC	V _{SS}	R/ $\overline{\text{W}}$	V _{SS}	DQb	DQb
J	V _{DDQ}	V _{DD}	NC	V _{DD}	NC	V _{DD}	V _{DDQ}
K	DQd	DQd	V _{SS}	CLK	V _{SS}	DQa	DQa
L	DQd	DQd	$\overline{\text{BWd}}$	NC	$\overline{\text{Bwa}}$	DQa	DQa
M	V _{DDQ}	DQd	V _{SS}	$\overline{\text{CEN}}$	V _{SS}	DQa	V _{DDQ}
N	DQd	DQd	V _{SS}	A1	V _{SS}	DQa	DQa
P	DQd	DQPd	V _{SS}	A0	V _{SS}	DQPa	DQa
R	NC	A	$\overline{\text{LBO}}$	V _{DD}	NC	A	NC
T	NC	NC	A	A	A	NC	NC
U	V _{DDQ}	TMS	TDI	TCK	TDO	NC	V _{DDQ}