



MOTOROLA

DUAL 5-INPUT MAJORITY LOGIC GATE

The MC14530B dual five-input majority logic gate is constructed with P-channel and N-channel enhancement mode devices in a single monolithic structure. Combinational and sequential logic expressions are easily implemented with the majority logic gate, often resulting in fewer components than obtainable with the more basic gates. This device can also provide numerous logic functions by using the W and some of the logic (A thru E) inputs as control inputs.

- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low-power TTL Loads or One Low-power Schottky TTL Load Over the Rated Temperature Range

MAXIMUM RATINGS* (Voltages Referenced to V_{SS})

Symbol	Parameter	Value	Unit
V_{DD}	DC Supply Voltage	-0.5 to +18.0	V
V_{in}, V_{out}	Input or Output Voltage (DC or Transient)	-0.5 to $V_{DD} + 0.5$	V
I_{in}, I_{out}	Input or Output Current (DC or Transient), per Pin	± 10	mA
P_D	Power Dissipation, per Package†	500	mW
T_{stg}	Storage Temperature	-65 to +150	°C
T_L	Lead Temperature (8-Second Soldering)	260	°C

*Maximum Ratings are those values beyond which damage to the device may occur.

†Temperature Derating: Plastic "P" Package: -12mW/°C from 65°C to 85°C

Ceramic "L" Package: -12mW/°C from 100°C to 125°C

LOGIC TABLE

INPUTS A B C D E	W	Z
For all combinations of inputs where three or more inputs are logical "0".	0	1
	1	0
For all combinations of inputs where three or more inputs are logical "1".	0	0
	1	1


This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.

MC14530B

CMOS SSI

(LOW-POWER COMPLEMENTARY MOS)

DUAL 5-INPUT MAJORITY LOGIC GATE



L SUFFIX
CERAMIC PACKAGE
CASE 620




P SUFFIX
PLASTIC PACKAGE
CASE 648

ORDERING INFORMATION

A Series: -55°C to +125°C
MC14XXXBAL (Ceramic Package Only)

C Series: -40°C to +85°C
MC14XXXBCP (Plastic Package)
MC14XXXBCL (Ceramic Package)

BLOCK DIAGRAM



$$Z = M_5 \oplus W = (ABC + ABD + ABE + ACD + ACE + ADE + BCD + BCE + BDE + CDE) \oplus W$$

* M_5 is a logical "1" if any three or more inputs are logical "1".

$\oplus$ = Exclusive NOR $\equiv$ Exclusive OR

TRUTH TABLE

M_5	W	Z
0	0	1
0	1	0
1	0	0
1	1	1

V_{DD} = Pin 16
 V_{SS} = Pin 8

MC14530B

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

Characteristic	Symbol	V _{DD} Vdc	T _{low} *		25°C			T _{high} *		Unit	
			Min	Max	Min	Typ #	Max	Min	Max		
Output Voltage V _{in} = V _{DD} or 0	"0" Level V _{OL}	5.0	—	0.05	—	0	0.05	—	0.05	Vdc	
		10	—	0.05	—	0	0.05	—	0.05		
		15	—	0.05	—	0	0.05	—	0.05		
	"1" Level V _{OH}	5.0	4.95	—	4.95	5.0	—	4.95	—	Vdc	
		10	9.95	—	9.95	10	—	9.95	—		
		15	14.95	—	14.95	15	—	14.95	—		
Input Voltage (V _O = 4.5 or 0.5 Vdc) (V _O = 9.0 or 1.0 Vdc) (V _O = 13.5 or 1.5 Vdc)	"0" Level V _{IL}	5.0	—	1.2	—	2.25	1.25	—	1.15	Vdc	
		10	—	2.5	—	4.50	2.5	—	2.4		
		15	—	3.0	—	6.75	3.0	—	2.9		
	"1" Level V _{IH}	5.0	3.85	—	3.75	2.75	—	3.75	—	Vdc	
		10	7.6	—	7.5	5.50	—	7.5	—		
		15	12.1	—	12	8.25	—	12	—		
Output Drive Current (AL Device) (V _{OH} = 2.5 Vdc) (V _{OH} = 4.6 Vdc) (V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc) (V _{OL} = 0.4 Vdc) (V _{OL} = 0.5 Vdc) (V _{OL} = 1.5 Vdc)	Source	I _{OH}	5.0	-3.0	—	-2.4	-4.2	—	-1.7	—	mA _{dc}
		5.0	-0.64	—	-0.51	-0.88	—	-0.36	—		
		10	-1.6	—	-1.3	-2.25	—	-0.9	—		
		15	-4.2	—	-3.4	-8.8	—	-2.4	—		
	Sink	I _{OL}	5.0	0.64	—	0.51	0.88	—	0.36	—	mA _{dc}
		10	1.6	—	1.3	2.25	—	0.9	—		
		15	4.2	—	3.4	8.8	—	2.4	—		
		Source	I _{OH}	5.0	-2.5	—	-2.1	-4.2	—	-1.7	
	5.0		-0.52	—	-0.44	-0.88	—	-0.36	—		
	10		-1.3	—	-1.1	-2.25	—	-0.9	—		
	15		-3.6	—	-3.0	-8.8	—	-2.4	—		
	Sink	I _{OL}	5.0	0.52	—	0.44	0.88	—	0.36	—	mA _{dc}
10		1.3	—	1.1	2.25	—	0.9	—			
15		3.6	—	3.0	8.8	—	2.4	—			
Input Current (AL Device)		I _{in}	15	—	±0.1	—	±0.00001	±0.1	—	±1.0	
Input Current (CL/CP Device)	I _{in}	15	—	±0.3	—	±0.00001	±0.3	—	±1.0	μA _{dc}	
Input Capacitance (V _{in} = 0)	C _{in}	—	—	—	—	5.0	7.5	—	—	pF	
Quiescent Current (AL Device) (Per Package)	I _{DD}	5.0	—	0.25	—	0.0005	0.25	—	7.5	μA _{dc}	
		10	—	0.50	—	0.0010	0.50	—	15		
		15	—	1.00	—	0.0015	1.00	—	30		
Quiescent Current (CL/CP Device) (Per Package)	I _{DD}	5.0	—	1.0	—	0.0005	1.0	—	7.5	μA _{dc}	
		10	—	2.0	—	0.0010	2.0	—	15		
		15	—	4.0	—	0.0015	4.0	—	30		
Total Supply Current**† (Dynamic plus Quiescent, Per Package) (C _L = 50 pF on all outputs, all buffers switching)	I _T	5.0	I _T = (0.75 μA/kHz) f + I _{DD}							μA _{dc}	
		10	I _T = (1.50 μA/kHz) f + I _{DD}								
		15	I _T = (2.25 μA/kHz) f + I _{DD}								

*T_{low} = -55°C for AL Device, -40°C for CL/CP Device.
T_{high} = +125°C for AL Device, +85°C for CL/CP Device.

†To calculate total supply current at loads other than 50 pF:


$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) V_{fk}$$

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

where: I_T is in μA (per package), C_L in pF, V = (V_{DD} - V_{SS}) in volts,
f in kHz is input frequency, and k = 0.002.

**The formulas given are for the typical characteristics only at 25°C

PIN ASSIGNMENT



MC14530B


SWITCHING CHARACTERISTICS* ($C_L = 50 \text{ pF}$, $T_A = 25^\circ\text{C}$)

Characteristic	Symbol	V_{DD}	Min	Typ #	Max	Unit
Output Rise and Fall Time t_{TLH} , $t_{THL} = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}$ t_{TLH} , $t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$ t_{TLH} , $t_{THL} = (0.55 \text{ ns/pF}) C_L + 9.5 \text{ ns}$	t_{TLH} , t_{THL}	5.0 10 15	-- -- --	100 50 40	200 100 80	ns
Propagation Delay Time A, C, W = V_{DD} ; B, E = Gnd; D = Pulse Generator $t_{PLH} = (1.7 \text{ ns/pF}) C_L + 290 \text{ ns}$ $t_{PLH} = (0.66 \text{ ns/pF}) C_L + 127 \text{ ns}$ $t_{PLH} = (0.5 \text{ ns/pF}) C_L + 85 \text{ ns}$ $t_{PHL} = (1.7 \text{ ns/pF}) C_L + 345 \text{ ns}$ $t_{PHL} = (0.66 \text{ ns/pF}) C_L + 162 \text{ ns}$ $t_{PHL} = (0.5 \text{ ns/pF}) C_L + 95 \text{ ns}$	t_{PLH} t_{PHL} t_{PHL}	5.0 10 15 5.0 10 15	-- -- -- -- -- --	375 160 110 430 195 120	960 400 300 1200 540 410	ns ns ns
A, B, C, D, E = Pulse Generator; W = V_{DD} $t_{PLH} = (1.7 \text{ ns/pF}) C_L + 170 \text{ ns}$ $t_{PLH} = (0.66 \text{ ns/pF}) C_L + 87 \text{ ns}$ $t_{PLH} = (0.5 \text{ ns/pF}) C_L + 60 \text{ ns}$ $t_{PHL} = (1.7 \text{ ns/pF}) C_L + 195 \text{ ns}$ $t_{PHL} = (0.66 \text{ ns/pF}) C_L + 92 \text{ ns}$ $t_{PHL} = (0.5 \text{ ns/pF}) C_L + 75 \text{ ns}$	t_{PLH} t_{PHL} t_{PHL}	5.0 10 15 5.0 10 15	-- -- -- -- -- --	255 120 85 280 125 100	640 300 210 750 330 250	ns ns ns
A, B, C, D, E = Gnd; W = Pulse Generator t_{PHL} , $t_{PLH} = (1.7 \text{ ns/pF}) C_L + 145 \text{ ns}$ t_{PHL} , $t_{PLH} = (0.66 \text{ ns/pF}) C_L + 72 \text{ ns}$ t_{PHL} , $t_{PLH} = (0.5 \text{ ns/pF}) C_L + 50 \text{ ns}$	t_{PLH} , t_{PHL}	5.0 10 15	-- -- --	230 105 75	575 265 190	ns

*The formulas given are for the typical characteristics only at 25°C .

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.


FIGURE 1 – POWER DISSIPATION TEST
CIRCUIT AND WAVEFORM




MC14530B

SEQUENTIAL LOGIC APPLICATIONS


COINCIDENT FLIP-FLOP




ASTABLE MULTIVIBRATOR




COINCIDENT FLIP-FLOP




BASIC COMBINATIONAL FUNCTIONS



DOUBLING THE WEIGHT OF INPUT VARIABLE A BY TYING IT TO ANY TWO INPUTS



CORRELATION OF MULTIPLE SAMPLES WITH A TEST BIT



5-INPUT MAJORITY LOGIC GATE APPLICATIONS

Each package labeled M₅ is a single majority logic gate using five inputs, A thru E, and one output Z.

- 1 Majority Logic Gate Array yielding the symmetric function of 1 thru 7 variables true, out of 7 input variables (X1...X7)

(e.g., if any two input variables are true (logical "1"), Z1 and Z2 are true (logical "1"))

