



**MOTOROLA**

### DUAL 5-INPUT MAJORITY LOGIC GATE

The MC14530B dual five-input majority logic gate is constructed with P-channel and N-channel enhancement mode devices in a single monolithic structure. Combinational and sequential logic expressions are easily implemented with the majority logic gate, often resulting in fewer components than obtainable with the more basic gates. This device can also provide numerous logic functions by using the W and some of the logic (A thru E) inputs as control inputs.

- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low-power TTL Loads or One Low-power Schottky TTL Load Over the Rated Temperature Range

### MAXIMUM RATINGS\* (Voltages Referenced to V<sub>SS</sub>)

Symbol	Parameter	Value	Unit
V <sub>DD</sub>	DC Supply Voltage	-0.5 to +18.0	V
V <sub>in</sub> , V <sub>out</sub>	Input or Output Voltage (DC or Transient)	-0.5 to V <sub>DD</sub> + 0.5	V
I <sub>in</sub> , I <sub>out</sub>	Input or Output Current (DC or Transient), per Pin	±10	mA
P <sub>D</sub>	Power Dissipation, per Package†	500	mW
T <sub>stg</sub>	Storage Temperature	-65 to +150	°C
T <sub>L</sub>	Lead Temperature (8-Second Soldering)	260	°C

\*Maximum Ratings are those values beyond which damage to the device may occur.

†Temperature Derating: Plastic "P" Package: - 12mW/°C from 65°C to 85°C

Ceramic "L" Package: - 12mW/°C from 100°C to 125°C

### LOGIC TABLE

INPUTS A B C D E	W	Z
For all combinations of inputs where three or more inputs are logical "0".	0	1
	1	0
For all combinations of inputs where three or more inputs are logical "1".	0	0
	1	1


This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V<sub>in</sub> and V<sub>out</sub> should be constrained to the range V<sub>SS</sub> ≤ (V<sub>in</sub> or V<sub>out</sub>) ≤ V<sub>DD</sub>. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V<sub>SS</sub> or V<sub>DD</sub>). Unused outputs must be left open.

**MC14530B**

### CMOS SSI

(LOW-POWER COMPLEMENTARY MOS)

### DUAL 5-INPUT MAJORITY LOGIC GATE




### ORDERING INFORMATION

A Series: -55°C to +125°C  
MC14XXXBAL (Ceramic Package Only)

C Series: -40°C to +85°C  
MC14XXXBCP (Plastic Package)  
MC14XXXBCL (Ceramic Package)

### BLOCK DIAGRAM



\*M<sub>5</sub> is a logical "1" if any three or more inputs are logical "1".

⊕ ≡ Exclusive NOR ≡ Exclusive OR

### TRUTH TABLE

M <sub>5</sub>	W	Z
0	0	1
0	1	0
1	0	0
1	1	1

V<sub>DD</sub> = Pin 16

V<sub>SS</sub> = Pin 8

# MC14530B

## ELECTRICAL CHARACTERISTICS (Voltages Referenced to V<sub>SS</sub>)

Characteristic	Symbol	V <sub>DD</sub> Vdc	T <sub>low</sub> *		25°C			T <sub>high</sub> *		Unit
			Min	Max	Min	Typ #	Max	Min	Max	
Output Voltage V <sub>in</sub> = V <sub>DD</sub> or 0	V <sub>OL</sub>	5.0	—	0.05	—	0	0.05	—	0.05	Vdc
		10	—	0.05	—	0	0.05	—	0.05	Vdc
		15	—	0.05	—	0	0.05	—	0.05	Vdc
	V <sub>OH</sub>	5.0	4.95	—	4.95	5.0	—	4.95	—	Vdc
		10	9.95	—	9.95	10	—	9.95	—	Vdc
		15	14.95	—	14.95	15	—	14.95	—	Vdc
Input Voltage (V <sub>O</sub> = 4.5 or 0.5 Vdc) (V <sub>O</sub> = 9.0 or 1.0 Vdc) (V <sub>O</sub> = 13.5 or 1.5 Vdc)	V <sub>IL</sub>	5.0	—	1.2	—	2.25	1.25	—	1.15	Vdc
		10	—	2.5	—	4.50	2.5	—	2.4	Vdc
		15	—	3.0	—	6.75	3.0	—	2.9	Vdc
	V <sub>IH</sub>	5.0	3.85	—	3.75	2.75	—	3.75	—	Vdc
		10	7.6	—	7.5	5.50	—	7.5	—	Vdc
		15	12.1	—	12	8.25	—	12	—	Vdc
Output Drive Current (AL Device)	I <sub>OH</sub>	5.0	—	—	—	—	—	—	—	mAdc
		5.0	-3.0	—	-2.4	-4.2	—	-1.7	—	mAdc
		5.0	-0.64	—	-0.51	-0.88	—	-0.36	—	mAdc
	I <sub>OL</sub>	10	—	1.6	—	1.3	2.25	—	0.9	mAdc
		10	-1.6	—	-1.3	-2.25	—	-0.9	—	mAdc
		15	-4.2	—	-3.4	-8.8	—	-2.4	—	mAdc
Output Drive Current (CL/CP Device)	I <sub>OH</sub>	5.0	—	—	—	—	—	—	—	mAdc
		5.0	-2.5	—	-2.1	-4.2	—	-1.7	—	mAdc
		5.0	-0.52	—	-0.44	-0.88	—	-0.36	—	mAdc
	I <sub>OL</sub>	10	—	1.3	—	1.1	2.25	—	0.9	mAdc
		10	-1.3	—	-1.1	-2.25	—	-0.9	—	mAdc
		15	-3.6	—	-3.0	-8.8	—	-2.4	—	mAdc
Input Current (AL Device)	I <sub>IN</sub>	5.0	—	—	—	—	—	—	—	μAdc
	I <sub>IN</sub>	10	—	—	—	—	—	—	—	μAdc
	I <sub>IN</sub>	15	—	—	—	—	—	—	—	μAdc
Input Current (CL/CP Device)	I <sub>IN</sub>	5.0	—	—	—	—	—	—	—	μAdc
	I <sub>IN</sub>	10	—	—	—	—	—	—	—	μAdc
	I <sub>IN</sub>	15	—	—	—	—	—	—	—	μAdc
Input Capacitance (V <sub>in</sub> = 0)	C <sub>IN</sub>	—	—	—	—	5.0	7.5	—	—	pF
	I <sub>DD</sub>	5.0	—	0.25	—	0.0005	0.25	—	7.5	μAdc
	I <sub>DD</sub>	10	—	0.50	—	0.0010	0.50	—	15	μAdc
Quiescent Current (CL/CP Device) (Per Package)	I <sub>DD</sub>	15	—	1.00	—	0.0015	1.00	—	30	μAdc
	I <sub>DD</sub>	5.0	—	1.0	—	0.0005	1.0	—	7.5	μAdc
	I <sub>DD</sub>	10	—	2.0	—	0.0010	2.0	—	15	μAdc
	I <sub>DD</sub>	15	—	4.0	—	0.0015	4.0	—	30	μAdc
Total Supply Current**†	I <sub>T</sub>	5.0	—	—	I <sub>T</sub> = (0.75 μA/kHz) f + I <sub>DD</sub>	—	—	—	—	μAdc
(Dynamic plus Quiescent. Per Package) (C <sub>L</sub> = 50 pF on all outputs, all buffers switching)		10	—	—	I <sub>T</sub> = (1.50 μA/kHz) f + I <sub>DD</sub>	—	—	—	—	
		15	—	—	I <sub>T</sub> = (2.25 μA/kHz) f + I <sub>DD</sub>	—	—	—	—	

\*T<sub>low</sub> = -55°C for AL Device, -40°C for CL/CP Device.

†T<sub>high</sub> = +125°C for AL Device, +85°C for CL/CP Device.

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.


\*\*The formulas given are for the typical characteristics only at 25°C

†To calculate total supply current at loads other than 50 pF:

$$I_{T(C_L)} = I_T(50 \text{ pF}) + (C_L - 50) \text{ V f k}$$

where: I<sub>T</sub> is in μA (per package), C<sub>L</sub> in pF, V = (V<sub>DD</sub> - V<sub>SS</sub>) in volts, f in kHz is input frequency, and k = 0.002.

## PIN ASSIGNMENT



# MC14530B


**SWITCHING CHARACTERISTICS\*** ( $C_L = 50 \text{ pF}$ ,  $T_A = 25^\circ\text{C}$ )

Characteristic	Symbol	V <sub>DD</sub>	Min	Typ #	Max	Unit
Output Rise and Fall Time	$t_{TLH}, t_{THL}$					ns
$t_{TLH}, t_{THL} = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}$	$t_{TLH}$	5.0	—	100	200	
$t_{TLH}, t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$	$t_{THL}$	10	—	50	100	
$t_{TLH}, t_{THL} = (0.55 \text{ ns/pF}) C_L + 9.5 \text{ ns}$	$t_{TLH}$	15	—	40	80	
Propagation Delay Time	$t_{PLH}$					ns
A, C, W = V <sub>DD</sub> ; B, E = Gnd; D = Pulse Generator						
$t_{PLH} = (1.7 \text{ ns/pF}) C_L + 290 \text{ ns}$	$t_{PLH}$	5.0	—	375	960	
$t_{PLH} = (0.66 \text{ ns/pF}) C_L + 127 \text{ ns}$	$t_{PLH}$	10	—	160	400	
$t_{PLH} = (0.5 \text{ ns/pF}) C_L + 85 \text{ ns}$	$t_{PLH}$	15	—	110	300	
$t_{PHL} = (1.7 \text{ ns/pF}) C_L + 345 \text{ ns}$	$t_{PHL}$	5.0	—	430	1200	
$t_{PHL} = (0.66 \text{ ns/pF}) C_L + 162 \text{ ns}$	$t_{PHL}$	10	—	195	540	
$t_{PHL} = (0.5 \text{ ns/pF}) C_L + 95 \text{ ns}$	$t_{PHL}$	15	—	120	410	
A, B, C, D, E = Pulse Generator; W = V <sub>DD</sub>	$t_{PLH}$					ns
$t_{PLH} = (1.7 \text{ ns/pF}) C_L + 170 \text{ ns}$	$t_{PLH}$	5.0	—	255	640	
$t_{PLH} = (0.66 \text{ ns/pF}) C_L + 87 \text{ ns}$	$t_{PLH}$	10	—	120	300	
$t_{PLH} = (0.5 \text{ ns/pF}) C_L + 60 \text{ ns}$	$t_{PLH}$	15	—	85	210	
$t_{PHL} = (1.7 \text{ ns/pF}) C_L + 195 \text{ ns}$	$t_{PHL}$	5.0	—	280	750	
$t_{PHL} = (0.66 \text{ ns/pF}) C_L + 92 \text{ ns}$	$t_{PHL}$	10	—	125	330	
$t_{PHL} = (0.5 \text{ ns/pF}) C_L + 75 \text{ ns}$	$t_{PHL}$	15	—	100	250	
A, B, C, D, E = Gnd; W = Pulse Generator	$t_{PLH}, t_{PHL}$					ns
$t_{PLH}, t_{PLH} = (1.7 \text{ ns/pF}) C_L + 145 \text{ ns}$	$t_{PLH}, t_{PHL}$	5.0	—	230	575	
$t_{PLH}, t_{PLH} = (0.66 \text{ ns/pF}) C_L + 72 \text{ ns}$	$t_{PLH}, t_{PHL}$	10	—	105	265	
$t_{PLH}, t_{PLH} = (0.5 \text{ ns/pF}) C_L + 50 \text{ ns}$	$t_{PLH}, t_{PHL}$	15	—	75	190	

\*The formulas given are for the typical characteristics only at 25°C.

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.


**FIGURE 1 – POWER DISSIPATION TEST CIRCUIT AND WAVEFORM**



# MC14530B

## SEQUENTIAL LOGIC APPLICATIONS


### COINCIDENT FLIP-FLOP



x	y	$Q_{n+1}$
0	0	0
0	1	0
1	0	0
1	1	1

A flip-flop that will change only when both inputs agree.


### ASTABLE MULTIVIBRATOR



x	y	$Q_{n+1}$
0	0	1
0	1	2τ
1	0	2τ
1	1	0

A flip-flop with three output conditions, where the third state is in oscillation between "1" and "0". The period of oscillation is twice the delay of the gate and the feedback element.

### COINCIDENT FLIP-FLOP




x	y	z	$Q_{n+1}$
0	0	0	0
0	0	1	$Q_n$
0	1	0	$Q_n$
0	1	1	$Q_n$
1	0	0	$Q_n$
1	0	1	$Q_n$
1	1	0	$Q_n$
1	1	1	1

The flip-flop changes state only when all "1's" or all "0's" are entered. This configuration may be extended by cascading MC gates to cover n-inputs where all inputs must be "1's" or "0's" before the output will change. As an example, this configuration is useful for controlling an n-stage up/down counter that is to cycle from a minimum to maximum count and back again without flipping over (from all "1's" to all "0's").

# MC14530B

## BASIC COMBINATIONAL FUNCTIONS



## 5-INPUT MAJORITY LOGIC GATE APPLICATIONS

Each package labeled M<sub>5</sub> is a single majority logic gate using five inputs, A thru E, and one output Z.

- 1 Majority Logic Gate Array  
yielding the symmetric function  
of 1 thru 7 variables true, out  
of 7 input variables (X<sub>1</sub> . . . X<sub>7</sub>)

(e.g., if any two input variables  
are true (logical "1"), Z<sub>1</sub> and  
Z<sub>2</sub> are true (logical "1"))

