

**MOS INTEGRATED CIRCUIT  
64M-BIT VIRTUAL CHANNEL SDRAM  
SINGLE DATA RATE****64M-BIT VIRTUAL CHANNEL SDRAM  
VERSION 1.1****Description**

The 64 Mbit Virtual Channel (VC) SDRAM is implemented to be 100% pin and package compatible to the industry standard SDRAM. It uses the same command protocol and interface as SDRAM. The VC SDRAM command set is a superset of the SDRAM. It also follows the same electrical and timing specifications of the SDRAM, such that it is possible for one product platform to be used with the VC SDRAM and non-VC SDRAM part.

**Features**

- Fully Standard Synchronous Dynamic RAM, with all signals referenced to a positive clock edge
- Dual internal banks controlled by Bank Select Address
- Sixteen Channels controlled by Channel Select Address
- One Channel for write buffer (Dummy Channel)
- Quad segments controlled by Segment Select Address
- Byte control (x16) by LDQM and UDQM
- Programmable Wrap sequence (Sequential / Interleave)
- Programmable burst length (1, 2, 4, 8 and 16)
- Read latency ( 2 )
- Programmable Prefetch Read latency (3 and 4)
- Auto precharge and without auto precharge
- Auto refresh and Self refresh
- x4, x8, x16 organization
- Single 3.3 V  $\pm$  0.3 V power supply
- Interface : LVTTTL and SSTL
- Refresh cycle : 4 K cycles / 64 ms

The information in this document is subject to change without notice.

**Ordering Information**

(1/2)

Part number	Organization (word x bit x bank)	Clock frequency MHz (MAX.)	Read latency	Prefetch read latency	Channel and Interface	Package
$\mu$ PD4565421G5-A70A-9JF <sup>Note</sup>	8M x 4 x 2	143	2	3	16 channels and LVTTTL	54-pin Plastic TSOP(II) (400 mil)
$\mu$ PD4565421G5-A70B-9JF				4		
$\mu$ PD4565421G5-A80A-9JF		125		3		
$\mu$ PD4565421G5-A80B-9JF				4		
$\mu$ PD4565421G5-A10A-9JF		100		3		
$\mu$ PD4565421G5-A10B-9JF				4		
$\mu$ PD4565821G5-A70A-9JF <sup>Note</sup>	4M x 8 x 2	143	2	3		
$\mu$ PD4565821G5-A70B-9JF				4		
$\mu$ PD4565821G5-A80A-9JF		125		3		
$\mu$ PD4565821G5-A80B-9JF				4		
$\mu$ PD4565821G5-A10A-9JF		100		3		
$\mu$ PD4565821G5-A10B-9JF				4		
$\mu$ PD4565161G5-A70A-9JF <sup>Note</sup>	2M x 16 x 2	143	2	3		
$\mu$ PD4565161G5-A70B-9JF				4		
$\mu$ PD4565161G5-A80A-9JF		125		3		
$\mu$ PD4565161G5-A80B-9JF				4		
$\mu$ PD4565161G5-A10A-9JF		100		3		
$\mu$ PD4565161G5-A10B-9JF				4		
$\mu$ PD4565422G5-A70A-9JF <sup>Note</sup>	8M x 4 x 2	143	2	3	16 channels and SSTL	54-pin Plastic TSOP(II) (400 mil)
$\mu$ PD4565422G5-A70B-9JF				4		
$\mu$ PD4565422G5-A80A-9JF		125		3		
$\mu$ PD4565422G5-A80B-9JF				4		
$\mu$ PD4565422G5-A10A-9JF		100		3		
$\mu$ PD4565422G5-A10B-9JF				4		
$\mu$ PD4565822G5-A70A-9JF <sup>Note</sup>	4M x 8 x 2	143	2	3		
$\mu$ PD4565822G5-A70B-9JF				4		
$\mu$ PD4565822G5-A80A-9JF		125		3		
$\mu$ PD4565822G5-A80B-9JF				4		
$\mu$ PD4565822G5-A10A-9JF		100		3		
$\mu$ PD4565822G5-A10B-9JF				4		
$\mu$ PD4565162G5-A70A-9JF <sup>Note</sup>	2M x 16 x 2	143	2	3		
$\mu$ PD4565162G5-A70B-9JF				4		
$\mu$ PD4565162G5-A80A-9JF		125		3		
$\mu$ PD4565162G5-A80B-9JF				4		
$\mu$ PD4565162G5-A10A-9JF		100		3		
$\mu$ PD4565162G5-A10B-9JF				4		

**Note** under development

[ Low Power Operation ]


(2/2)

Part number	Organization (word x bit x bank)	Clock frequency MHz (MAX.)	Read latency	Prefetch read latency	Channel and Interface	Package
$\mu$ PD4565421G5-A70AL-9JF <sup>Note</sup>	8M x 4 x 2	143	2	3	16 channels and LVTTTL	54-pin Plastic TSOP(II) (400 mil)
$\mu$ PD4565421G5-A70BL-9JF				4		
$\mu$ PD4565421G5-A80AL-9JF		125		3		
$\mu$ PD4565421G5-A80BL-9JF				4		
$\mu$ PD4565421G5-A10AL-9JF		100		3		
$\mu$ PD4565421G5-A10BL-9JF				4		
$\mu$ PD4565821G5-A70AL-9JF <sup>Note</sup>	4M x 8 x 2	143	2	3	16 channels and SSTL	54-pin Plastic TSOP(II) (400 mil)
$\mu$ PD4565821G5-A70BL-9JF				4		
$\mu$ PD4565821G5-A80AL-9JF		125		3		
$\mu$ PD4565821G5-A80BL-9JF				4		
$\mu$ PD4565821G5-A10AL-9JF		100		3		
$\mu$ PD4565821G5-A10BL-9JF				4		
$\mu$ PD4565161G5-A70AL-9JF <sup>Note</sup>	2M x 16 x 2	143	2	3	16 channels and SSTL	54-pin Plastic TSOP(II) (400 mil)
$\mu$ PD4565161G5-A70BL-9JF				4		
$\mu$ PD4565161G5-A80AL-9JF		125		3		
$\mu$ PD4565161G5-A80BL-9JF				4		
$\mu$ PD4565161G5-A10AL-9JF		100		3		
$\mu$ PD4565161G5-A10BL-9JF				4		
$\mu$ PD4565422G5-A70AL-9JF <sup>Note</sup>	8M x 4 x 2	143	2	3	16 channels and SSTL	54-pin Plastic TSOP(II) (400 mil)
$\mu$ PD4565422G5-A70BL-9JF				4		
$\mu$ PD4565422G5-A80AL-9JF		125		3		
$\mu$ PD4565422G5-A80BL-9JF				4		
$\mu$ PD4565422G5-A10AL-9JF		100		3		
$\mu$ PD4565422G5-A10BL-9JF				4		
$\mu$ PD4565822G5-A70AL-9JF <sup>Note</sup>	4M x 8 x 2	143	2	3	16 channels and SSTL	54-pin Plastic TSOP(II) (400 mil)
$\mu$ PD4565822G5-A70BL-9JF				4		
$\mu$ PD4565822G5-A80AL-9JF		125		3		
$\mu$ PD4565822G5-A80BL-9JF				4		
$\mu$ PD4565822G5-A10AL-9JF		100		3		
$\mu$ PD4565822G5-A10BL-9JF				4		
$\mu$ PD4565162G5-A70AL-9JF <sup>Note</sup>	2M x 16 x 2	143	2	3	16 channels and SSTL	54-pin Plastic TSOP(II) (400 mil)
$\mu$ PD4565162G5-A70BL-9JF				4		
$\mu$ PD4565162G5-A80AL-9JF		125		3		
$\mu$ PD4565162G5-A80BL-9JF				4		
$\mu$ PD4565162G5-A10AL-9JF		100		3		
$\mu$ PD4565162G5-A10BL-9JF				4		

Note under development


**Part Number**

**[ x4, x8 ]**



Note Reserve

[ x16, x32 ]




Note Reserve

**Pin Configurations**

/xxx indicates active low signal.

[μPD4565421, 4565422]

**54-pin Plastic TSOP(II) (400mil)  
8M words x 4 bits x 2 banks**




- |           |                         |      |                         |
|-----------|-------------------------|------|-------------------------|
| A0 - A13  | : Address inputs        | DQM  | : DQ mask enable        |
| A0 - A12  | : Row address inputs    | CKE  | : Clock enable          |
| A0 - A7   | : Column address inputs | CLK  | : System clock input    |
| DQ0 - DQ3 | : Data inputs/outputs   | Vcc  | : Supply voltage        |
| /CS       | : Chip select           | Vss  | : Ground                |
| /RAS      | : Row address strobe    | VccQ | : Supply voltage for DQ |
| /CAS      | : Column address strobe | VssQ | : Ground for DQ         |
| /WE       | : Write enable          | VREF | : Reference Voltage     |
|           |                         | NC   | : No connection         |

**Remark** Refer to 1. Input/ Output Pin Function for Bank address, Channel address and Segment address

[μPD4565821, 4565822]

54-pin Plastic TSOP(II) (400mil)  
4M words x 8 bits x 2 banks




- |           |                         |      |                         |
|-----------|-------------------------|------|-------------------------|
| A0 - A13  | : Address inputs        | DQM  | : DQ mask enable        |
| A0 - A12  | : Row address inputs    | CKE  | : Clock enable          |
| A0 - A6   | : Column address inputs | CLK  | : System clock input    |
| DQ0 - DQ7 | : Data inputs/outputs   | Vcc  | : Supply voltage        |
| /CS       | : Chip select           | Vss  | : Ground                |
| /RAS      | : Row address strobe    | VccQ | : Supply voltage for DQ |
| /CAS      | : Column address strobe | VssQ | : Ground for DQ         |
| /WE       | : Write enable          | VREF | : Reference Voltage     |
|           |                         | NC   | : No connection         |

**Remark** Refer to 1. Input/ Output Pin Function for Bank address, Channel address and Segment address

[μPD4565161, 4565162]

54-pin Plastic TSOP(II) (400mil)  
2M words x 16 bits x 2 banks



- |            |                         |      |                         |
|------------|-------------------------|------|-------------------------|
| A0 - A13   | : Address inputs        | UDQM | : Upper DQ mask enable  |
| A0 - A12   | : Row address inputs    | LDQM | : Lower DQ mask enable  |
| A0 - A5    | : Column address inputs | CKE  | : Clock enable          |
| DQ0 - DQ15 | : Data inputs/outputs   | CLK  | : System clock input    |
| /CS        | : Chip select           | Vcc  | : Supply voltage        |
| /RAS       | : Row address strobe    | Vss  | : Ground                |
| /CAS       | : Column address strobe | VccQ | : Supply voltage for DQ |
| /WE        | : Write enable          | VssQ | : Ground for DQ         |
|            |                         | VREF | : Reference Voltage     |
|            |                         | NC   | : No connection         |

**Remark** Refer to 1. Input/ Output Pin Function for Bank address, Channel address and Segment address

### VCSDRAM Architecture

The Virtual Channel Memory (VCM) is a memory core technology designed to improve memory data throughput efficiency and initial latency of memories. Intended for use in next generation memory systems, the VCM technology is ideal memory for a wide range of application such as Multimedia PC, Game machine, Internet Server and etc.. The slow core operation memory such as DRAM, Flash Memory and Mask ROM can get very significant performance improvements with VCM technology.

Today's memory subsystems are accessed by multiple tasks/sources (memory masters), working in multitasking mode. Each memory master accesses memory with an address locality with a time locality, a block size and a number of contiguous accesses. Virtual Channel Memory architecture is designed for this multitasking, multiple masters, interleaving access scenarios. The VCM provides memory masters with Virtual Channels. Each channel is a set of resources that constitute a fast dedicated path for each memory masters to access the memory. The Virtual Channels will minimize the overhead resulting from other memory master's accesses, reduce the access latency and facilitate automatic data sharing.


Each channel is equipped with a data row buffer and its own independent operating modes. To the memory masters, this looks like its own very fast memory. The system memory controller associates these channels to the memory masters for their accesses. Thus the channels are made to track the accesses of these memory masters. The system memory controller has complete controls over the operations of the channels. It can schedule and issue commands that causes segments of memory rows to be loaded into the channels or for data from the channels to be written back to the memory rows. Any channels can store the data from any rows, and can be written to any rows, and hence are fully associative. Then the Read and Write operations will be occurring as much as possible with these high speed channels, minimizing all overheads associated with the DRAM bank operations.

The Read/Write operations of the channels (foreground operations) can operate independently with the DRAM bank operations (background operations) of Activate, Precharge, Prefetch (Loading row data to channel) and Restore (Writing channel data to row). Then VCM also further enhances performance by allowing the system memory controller to schedule the foreground and background operations to operate concurrently.


#### **A VC DRAM architecture offers the following features and benefits:**

1. Multiplies the effective data throughput performance of conventional DRAM core.
2. Achieving close to full data bus bandwidth with low latency, interleaved random row, random column Read/Write through the channels.
3. Transparent DRAM bank operations through the concurrent foreground and Background Operations
4. Very wide (128 bytes wide) internal data transfer bus between Channel and memory core
5. Equivalence of tens of multiple memory banks by using only a fraction of the frequency of Row Activate and Precharge of conventional DRAM core.
6. Fully associative, independent channel Row Buffer that can also be used as SRAM.

Block Diagram




Conceptual Schematic 1



**Conceptual Schematic 2**


***Prefetch Operation***

The data is fetched from a segment to any channel buffer.







***Restore Operation***

The data is transferred from a channel buffer to any segment.



Data size of segment and channel



1. Input/Output Pin Function

(1/2)

Pin name	Input/Output	Function
CLK	Input	CLK is the master clock input. Other inputs signals for all commands are referenced to the CLK rising edge.
CKE	Input	CKE determine validity of the next CLK (clock). If CKE is high, the next CLK rising edge is valid; otherwise it is invalid. If the CLK rising edge is invalid, the internal clock is not issued and the VC SDRAM suspends operation. When the VC SDRAM is not in burst mode and CKE is negated, the device enters power down mode. During power down mode, CKE must remain low.
/CS	Input	Chip select. /CS low starts the command input cycle, which occurs on rising edge of CLK. During /CS high, commands are ignored but operations continue.
/RAS, /CAS, /WE	Input	Command Inputs. The combination of these signals defines the command being entered. For details, refer to the Command Table in Command Functions. The symbol names (/RAS, /CAS, /WE) do not refer to the functional meanings used for conventional DRAM.
DQM For x8,x4 devices UDQM LDQM For x16 device	Input	For x4, x8 devices DQM controls I/O buffers. For x16 device UDQM and LDQM control upper byte and lower byte I/O buffers, respectively. <b>In read mode</b> DQM controls the output buffers like a conventional /OE pin. DQM high and DQM low turn the output buffers off and on, respectively. The DQM latency for the read is two clocks. <b>In write mode</b> DQM controls the word mask. Input data is written to the memory cell if DQM is low but not if DQM is high. The DQM latency for the write is zero.
DQ0 - DQ3 DQ0 - DQ7 DQ0 - DQ15	Input/Output	DQ pins have the same function as I/O pins on a Standard Synchronous DRAM. DQ0 - DQ3 (for x 4 device) DQ0 - DQ7 (for x 8 device) DQ0 - DQ15 (for x 16 device)
NC	-	No connect. Leave these pins unconnected.
V <sub>CC</sub> V <sub>SS</sub>	(Power supply)	V <sub>CC</sub> and V <sub>SS</sub> are power supply pins for internal circuits.
V <sub>CCQ</sub> V <sub>SSQ</sub>	(Power supply)	V <sub>CCQ</sub> and V <sub>SSQ</sub> are power supply pins for the output buffers.
V <sub>REF</sub>	Input	V <sub>REF</sub> is reference voltage for input buffers.

(2/2)


Pin name	Input/Output	Function
A0 - A13	Input	<p>Address specification. These pins provide memory source and target addresses (bank, row, column, etc.), and channel addresses.</p> <p><b>Row Address</b> Row Address is determined by A0 - A12 at the CLK (clock) rising edge in the active command cycle. It does not depend on the bit organization.</p> <p><b>Column Address</b> Column Address is determined by A0 - A7 at the CLK rising edge in the read or write command cycle. It depends on the bit organization. : A0 - A7 for x4 device : A0 - A6 for x8 device : A0 - A5 for x16 device.</p> <p><b>Bank Address(A13)</b> A13 is the bank select signal. In command cycle, A13 low select bank A, and A13 high select bank B.</p> <p><b>Channel Address(A8, A9, A11, A12, A13)</b> A8, A9, A11, A12, A13 are the channel select signals. In prefetch, restore, read and write operations, channel is determined by A8, A9, A11, A12. In set register operation, channel is determined by A9, A10, A11, A12 and A13.</p> <p><b>Segment Address(A0, A1, A10, A13)</b> A0, A1, A10, A13 are the segment select signals. In prefetch and restore operations, column address in channel is determined by A0, A1. In prefetch read operation, segment is determined by A10, A13.</p> <p><b>Auto precharge Address(A10)</b> A10 defines the precharge mode.</p> <p>In the precharge command cycle High level : All banks are precharged. Low level : Only the bank selected by A13 is precharged.</p> <p>In the prefetch or restore command cycle High level : Auto precharge Low level : Without auto precharge</p>

**2. Truth Table**

**2.1 Command Execution**

All commands are executed with the signal combination at the rising edge of the clock (CLK), /CS (Chip Select) must be low at the command input cycle. CKE (Clock Enable) must be high at one clock before the command input cycle as shown in below. The state of the /RAS, /CAS, and /WE signals specifies the command function to be executed. Some commands have the same signal combination for /RAS, /CAS, and /WE and are distinguished by some of address Input signals. When /CS becomes high, operations continue as specified in the command, but further commands (signal states that would specify a command) are not registered until /CS becomes low.

This state is Device deselect.



**2.2 Command Truth Table**

<i>Function</i>	<i>Symbol</i>	<i>/CS</i>	<i>/RAS</i>	<i>/CAS</i>	<i>/WE</i>	<i>A13</i>	<i>A12</i>	<i>A11</i>	<i>A10</i>	<i>A9</i>	<i>A8</i>	<i>A7</i>	<i>A6</i>	<i>A5</i>	<i>A4</i>	<i>A3</i>	<i>A2</i>	<i>A1</i>	<i>A0</i>
Device deselect	DESL	H	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x
No operation	NOP	L	H	H	H	x	x	x	x	x	x	x	x	x	x	x	x	x	x
Prefetch without auto precharge	PFC	L	H	H	L	BA	Cha.	Cha.	L	Cha.	Cha.	L	L	L	x	x	x	Seg.	Seg.
Pair prefetch	PPF	L	H	H	L	BA	Cha.	Cha.	L	Cha.	Cha.	L	H	x	x	x	x	Seg.	Seg.
Prefetch to dummy																			
without auto precharge	PFD	L	H	H	L	BA	x	x	x	x	x	L	L	H	x	x	x	Seg.	Seg.
Prefetch with auto precharge	PFCA	L	H	H	L	BA	Cha.	Cha.	H	Cha.	Cha.	L	L	L	x	x	x	Seg.	Seg.
Pair prefetch with auto precharge	PPFA	L	H	H	L	BA	Cha.	Cha.	H	Cha.	Cha.	L	H	x	x	x	x	Seg.	Seg.
Restore without auto precharge	RST	L	H	H	L	BA	Cha.	Cha.	L	Cha.	Cha.	H	x	x	x	x	x	Seg.	Seg.
Restore with auto precharge	RSTA	L	H	H	L	BA	Cha.	Cha.	H	Cha.	Cha.	H	x	x	x	x	x	Seg.	Seg.
Channel read	READ	L	H	L	H	x	Cha.	Cha.	x	Cha.	Cha.	Col.	Col.	Col.	Col.	Col.	Col.	Col.	Col.
Channel write	WRIT	L	H	L	L	L	Cha.	Cha.	x	Cha.	Cha.	Col.	Col.	Col.	Col.	Col.	Col.	Col.	Col.
Dummy channel write																			
without auto restore	WRD	L	H	L	L	H	x	x	L	x	x	Col.	Col.	Col.	Col.	Col.	Col.	Col.	Col.
Dummy channel write																			
with auto restore	WRDA	L	H	L	L	H	x	x	H	x	x	Col.	Col.	Col.	Col.	Col.	Col.	Col.	Col.
Bank activate	ACT	L	L	H	H	BA	Row	Row	Row	Row	Row	Row	Row	Row	Row	Row	Row	Row	Row
Prefetch read with auto precharge	PFR	L	L	H	L	Seg.	Cha.	Cha.	Seg.	Cha.	Cha.	Col.	Col.	Col.	Col.	Col.	Col.	Col.	Col.
Precharge selected bank	PRE	L	L	L	L	BA	x	x	L	x	x	x	x	L	x	x	x	x	x
Precharge all banks	PALL	L	L	L	L	x	x	x	H	x	x	x	x	L	x	x	x	x	x
Set register operation	SCLR	L	L	L	L	L	L	L	L	L	L	L	L	H	PRL	RL	RL	RL	WT
	SCCR	L	L	L	L	Cha.	Cha.	Cha.	Cha.	Cha.	Cha.	L	L	H	H	x	x	BL	BL

**Remark** Abbreviations in the table means as follows.

- H : High level      L : Low level      X : High or Low level (Don' t care)
- Row : Row address      Col. : Column address      BA : Bank Address
- Cha. : Channel address      Seg. : Segment address
- BL : Burst length      RL : Read Latency      PRL : Prefetch Read Latency

**2.3 CKE Truth Table**

Current state	Function	Symbol	CKE		/CS	/RAS	/CAS	/WE	Address
			n-1	n					
Activating	Clock suspend mode entry	–	H	L	x	x	x	x	x
Any	Clock suspend	–	L	L	x	x	x	x	x
Clock suspend	Clock suspend mode exit	–	L	H	x	x	x	x	x
Idle	Auto refresh command	REF	H	H	L	L	L	H	x
Idle	Self refresh entry	SELF	H	L	L	L	L	H	x
Self refresh	Self refresh exit	–	L	H	L	H	H	H	x
			L	H	H	x	x	x	x
Idle	Power down entry	–	H	L	x	x	x	x	x
Power down	Power down exit	–	L	H	x	x	x	x	x

**Remark** H : High level, L : Low level, x : High or Low level (Don't care)


**3. Commands**

**Device deselect (DESL)**

<i>/CS</i>	<i>/RAS</i>	<i>/CAS</i>	<i>/WE</i>	<i>A13</i>	<i>A12</i>	<i>A11</i>	<i>A10</i>	<i>A9</i>	<i>A8</i>	<i>A7</i>	<i>A6</i>	<i>A5</i>	<i>A4</i>	<i>A3</i>	<i>A2</i>	<i>A1</i>	<i>A0</i>
High	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

**Remark** x: High or Low level (Don't care)

The device is deselected state by this command.




**No operation (NOP)**

<i>/CS</i>	<i>/RAS</i>	<i>/CAS</i>	<i>/WE</i>	<i>A13</i>	<i>A12</i>	<i>A11</i>	<i>A10</i>	<i>A9</i>	<i>A8</i>	<i>A7</i>	<i>A6</i>	<i>A5</i>	<i>A4</i>	<i>A3</i>	<i>A2</i>	<i>A1</i>	<i>A0</i>
Low	High	High	High	x	x	x	x	x	x	x	x	x	x	x	x	x	x

**Remark** x: High or Low level (Don't care)

This command is not a execution command. No operations begin or terminate by this command.




**Prefetch without auto precharge (PFC)**

<i>/CS</i>	<i>/RAS</i>	<i>/CAS</i>	<i>/WE</i>	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
Low	High	High	Low	BA	Cha.	Cha.	Low	Cha.	Cha.	Low	Low	Low	x	x	x	Seg.	Seg.

**Remark** BA: Bank address, Cha.: Channel address, x: High or Low level (Don't care), Seg.: Segment address

This command needs to follow Bank activate (ACT) command. This command fetches data from a segment of the activated row in a bank to a channel buffer which is chosen by channel address. The Segment and Bank fields specify the source segment and bank. And the Channel Address field specifies the destination channel. A10 specify the optional precharge operation. In case of A10: low, without auto precharge operation occurs. In case of A10: high, with auto precharge operation occurs after data fetch operation (Please refer to **PFCA** command). (Bank precharge is necessary after data fetch.)

This fetched command can be issued continuously without any precharge operation. For instance, when the first operation has been done from one of segment on activated row area to one of channel, if the second prefetch operation is required from same activated row, but different channel, the second prefetch command can be issued without any precharge operation.  $t_{PPD}$ (PFC to PFC/PFCA command period) is required between first and second prefetch command. When the new row address area need to be activated on same bank, bank precharge is necessary after this PFC command.  $t_{PPL}$ (PFC to PRE command period) is required between PFC and PRE. Fetched data into the channel buffer remains available for Channel Read and Channel Write operations.



**Pair prefetch without auto precharge (PPF)**

<i>/CS</i>	<i>/RAS</i>	<i>/CAS</i>	<i>/WE</i>	<i>A13</i>	<i>A12</i>	<i>A11</i>	<i>A10</i>	<i>A9</i>	<i>A8</i>	<i>A7</i>	<i>A6</i>	<i>A5</i>	<i>A4</i>	<i>A3</i>	<i>A2</i>	<i>A1</i>	<i>A0</i>
Low	High	High	Low	BA	Cha.	Cha.	Low	Cha.	Cha.	Low	High	x	x	x	x	Seg.	Seg.

**Remark** BA: Bank address, Cha.: Channel address, x: High or Low level (Don't care), Seg.: Segment address


This command needs to follow Bank activate (ACT) command. This command fetches data from a couple of segments of the activated row in a bank to a couple of channels which are chosen by channel address. (Please refer to **Pair Prefetch Operation**) The Segment and Bank fields specify the source segment and bank. And the Channel Address field specifies the destination channel.

A10 specify the optional precharge operation.

In case of A10: low, without auto precharge operation occurs.

In case of A10: high, with auto precharge operation occurs after data fetch operation.

(Please refer to **PPFA** command).




**Prefetch to dummy without auto precharge (PFD)**

<i>/CS</i>	<i>/RAS</i>	<i>/CAS</i>	<i>/WE</i>	<i>A13</i>	<i>A12</i>	<i>A11</i>	<i>A10</i>	<i>A9</i>	<i>A8</i>	<i>A7</i>	<i>A6</i>	<i>A5</i>	<i>A4</i>	<i>A3</i>	<i>A2</i>	<i>A1</i>	<i>A0</i>
Low	High	High	Low	BA	x	x	x	x	x	Low	Low	High	x	x	x	Seg.	Seg.

**Remark** BA: Bank address, x: High or Low level (Don't care), Seg.: Segment address

This command needs to follow Bank activate (ACT) command. This command fetches data from a segment of the activated row in a bank to a dummy channel buffer. The Segment and Bank fields specify the source segment and bank.



**Prefetch with auto precharge (PFCA)**

<i>/CS</i>	<i>/RAS</i>	<i>/CAS</i>	<i>/WE</i>	<i>A13</i>	<i>A12</i>	<i>A11</i>	<i>A10</i>	<i>A9</i>	<i>A8</i>	<i>A7</i>	<i>A6</i>	<i>A5</i>	<i>A4</i>	<i>A3</i>	<i>A2</i>	<i>A1</i>	<i>A0</i>
Low	High	High	Low	BA	Cha.	Cha.	High	Cha.	Cha.	Low	Low	Low	x	x	x	Seg.	Seg.

**Remark** BA: Bank address, Cha.: Channel address, x: High or Low level (Don't care), Seg.: Segment address

This command needs to follow Bank activate (ACT) command. This command fetches data from a segment of the activated row in a bank to a channel buffer, and precharge operation is performed automatically, which closes the activated row after data fetch operation.

The Segment and Bank fields specify the source segment and bank.


And the Channel Address field specifies the destination channel.

A10 specify the optional precharge operation.

In case of A10: low, without auto precharge operation occurs. (Please refer to **PFC** command)

In case of A10: high, with auto precharge operation occurs after data fetch operation.

Fetches data into the channel buffer remains available for Channel Read and Channel Write operations.



**Pair prefetch with auto precharge (PPFA)**

<i>/CS</i>	<i>/RAS</i>	<i>/CAS</i>	<i>/WE</i>	<i>A13</i>	<i>A12</i>	<i>A11</i>	<i>A10</i>	<i>A9</i>	<i>A8</i>	<i>A7</i>	<i>A6</i>	<i>A5</i>	<i>A4</i>	<i>A3</i>	<i>A2</i>	<i>A1</i>	<i>A0</i>
Low	High	High	Low	BA	Cha.	Cha.	High	Cha.	Cha.	Low	High	x	x	x	x	Seg.	Seg.


**Remark** BA: Bank address, Cha.: Channel address, x: High or Low level (Don't care), Seg.: Segment address

This command needs to follow Bank activate (ACT) command. This command fetches data from a couple of segments of the activated row in a bank to a couple of channels which are chosen by channel address. Precharge operation is performed automatically, which closes the activated row after data fetch operation. (Please refer to **Pair Prefetch Operation**) The Segment and Bank fields specify the source segment and bank. And the Channel Address field specifies the destination channel.

A10 specify the optional precharge operation.

In case of A10: low, without auto precharge operation occurs. (Please refer to **PPF** command)

In case of A10: high, with auto precharge operation occurs after data fetch operation.



**Restore without auto precharge (RST)**

<u>/CS</u>	<u>/RAS</u>	<u>/CAS</u>	<u>/WE</u>	<u>A13</u>	<u>A12</u>	<u>A11</u>	<u>A10</u>	<u>A9</u>	<u>A8</u>	<u>A7</u>	<u>A6</u>	<u>A5</u>	<u>A4</u>	<u>A3</u>	<u>A2</u>	<u>A1</u>	<u>A0</u>
Low	High	High	Low	BA	Cha.	Cha.	Low	Cha.	Cha.	High	x	x	x	x	x	Seg.	Seg.

**Remark** BA: Bank address, Cha.: Channel address, x: High or Low level (Don't care), Seg.: Segment address

This command transfers data from a channel buffer to a segment of a row which is going to be activated by following ACT command.

The command Bank Address field specifies the destination bank.


The Channel Address fields specify the source channel.

The Segment number field specifies the destination segment.

A10 specify the optional precharge operation.

In case of A10: low, without auto precharge operation occurs. (Please refer to **RSTA** command)

In case of A10: high, with auto precharge operation occurs after data fetch operation.



**Restore with auto precharge (RSTA)**

<i>/CS</i>	<i>/RAS</i>	<i>/CAS</i>	<i>/WE</i>	<i>A13</i>	<i>A12</i>	<i>A11</i>	<i>A10</i>	<i>A9</i>	<i>A8</i>	<i>A7</i>	<i>A6</i>	<i>A5</i>	<i>A4</i>	<i>A3</i>	<i>A2</i>	<i>A1</i>	<i>A0</i>
Low	High	High	Low	BA	Cha.	Cha.	High	Cha.	Cha.	High	x	x	x	x	x	Seg.	Seg.

**Remark** BA: Bank address, Cha.: Channel address, x: High or Low level (Don't care), Seg.: Segment address

This command transfers data from a channel buffer to a segment of a row which is going to be activated by following ACT command.

And precharge operation is performed automatically which closes the active row after data restore operation.

The command Bank Address field specifies the destination bank.


The Channel Address fields specify the source channel.

The Segment number field specifies the destination segment.

A10 specify the optional precharge operation.

In case of A10: low, without auto precharge operation occurs. (Please refer to RSTA command)

In case of A10: high, with auto precharge operation occurs after data fetch operation.




**Channel read (READ)**

<i>/CS</i>	<i>/RAS</i>	<i>/CAS</i>	<i>/WE</i>	<i>A13</i>	<i>A12</i>	<i>A11</i>	<i>A10</i>	<i>A9</i>	<i>A8</i>	<i>A7</i>	<i>A6</i>	<i>A5</i>	<i>A4</i>	<i>A3</i>	<i>A2</i>	<i>A1</i>	<i>A0</i>
Low	High	Low	High	x	Cha.	Cha.	x	Cha.	Cha.	Col.	Col.	Col.	Col.	Col.	Col.	Col.	Col.

**Remark** x: High or Low level (Don't care), Cha.: Channel address, Col. : Column address

Channel Read (READ) reads data words from a channel buffer onto the data bus (DQ). The Channel Address field specifies the source channel. The Column Address field specifies the starting location of the data word in the buffer (Data words may be 4, 8, or 16 bits.) . The burst-length field in the channel control register for the channel specifies the number of data words to complete the read operation.




**Channel write (WRIT)**

<i>/CS</i>	<i>/RAS</i>	<i>/CAS</i>	<i>/WE</i>	<i>A13</i>	<i>A12</i>	<i>A11</i>	<i>A10</i>	<i>A9</i>	<i>A8</i>	<i>A7</i>	<i>A6</i>	<i>A5</i>	<i>A4</i>	<i>A3</i>	<i>A2</i>	<i>A1</i>	<i>A0</i>
Low	High	Low	Low	Low	Cha.	Cha.	x	Cha.	Cha.	Col.	Col.	Col.	Col.	Col.	Col.	Col.	Col.

**Remark** x: High or Low level (Don't care), Cha.: Channel address, Col. : Column address

Channel Write(WRIT) writes data from the data bus (DQ) into a channel buffer. The Channel Address field specifies the destination channel. The Column Address field specifies the starting location of the data word in the buffer (Data words may be 4, 8 or 16 bits.) .

The burst-length field in the channel control register for the channel specifies the number of data words to complete the write operation.



**Dummy channel write without auto restore (WRD)**

<i>/CS</i>	<i>/RAS</i>	<i>/CAS</i>	<i>/WE</i>	<i>A13</i>	<i>A12</i>	<i>A11</i>	<i>A10</i>	<i>A9</i>	<i>A8</i>	<i>A7</i>	<i>A6</i>	<i>A5</i>	<i>A4</i>	<i>A3</i>	<i>A2</i>	<i>A1</i>	<i>A0</i>
Low	High	Low	Low	High	x	x	Low	x	x	Col.	Col.	Col.	Col.	Col.	Col.	Col.	Col.

**Remark** x: High or Low level (Don't care), Col. : Column address


Dummy Channel Write writes data from the data bus (DQ) into a dummy channel buffer. The Column Address field specifies the starting location of the data word in the buffer (Data words may be 4, 8 or 16 bits.).

The burst-length field in the channel control register for the channel specifies the number of data words to complete the write.

A10 specify the optional restore operation.

In case of A10: low, without auto restore operation occurs.

In case of A10: high, with auto restore operation occurs after data fetch operation. (Please refer to **WRDA** command).



**Dummy channel write with auto restore (WRDA)**

<i>/CS</i>	<i>/RAS</i>	<i>/CAS</i>	<i>/WE</i>	<i>A13</i>	<i>A12</i>	<i>A11</i>	<i>A10</i>	<i>A9</i>	<i>A8</i>	<i>A7</i>	<i>A6</i>	<i>A5</i>	<i>A4</i>	<i>A3</i>	<i>A2</i>	<i>A1</i>	<i>A0</i>
Low	High	Low	Low	High	x	x	High	x	x	Col.	Col.	Col.	Col.	Col.	Col.	Col.	Col.


**Remark** x: High or Low level (Don't care), Col. : Column address

Dummy channel write with auto restore writes data from the data bus (DQ) into a dummy channel buffer. And this command transfers data from a dummy channel buffer to a segment of a row which has been activated by ACT command before this WRDA command. And precharge operation is performed automatically which closes the active row after data restore operation. The Column Address field specifies the starting location of the data word in the buffer (Data words may be 4, 8 or 16 bits.). The burst-length field in the channel control register for the channel specifies the number of data words to complete the write. (Please refer to **WRD** command).

A10 specify the optional restore operation.

In case of A10: low, without auto restore operation occurs. (Please refer to **WRD** command)

In case of A10: high, with auto restore operation occurs after data fetch operation.




**Bank activate (ACT)**

<i>/CS</i>	<i>/RAS</i>	<i>/CAS</i>	<i>/WE</i>	<i>A13</i>	<i>A12</i>	<i>A11</i>	<i>A10</i>	<i>A9</i>	<i>A8</i>	<i>A7</i>	<i>A6</i>	<i>A5</i>	<i>A4</i>	<i>A3</i>	<i>A2</i>	<i>A1</i>	<i>A0</i>
Low	Low	High	High	BA	Row	Row	Row	Row	Row	Row	Row	Row	Row	Row	Row	Row	Row

**Remark** BA: Bank address, Row: Row address

Activation causes row contents to be placed into the bank's sense amplifier. The command Bank Address and Row Address fields specify bank and row. This device has two banks, each with 8,192 rows. This command activates the bank selected by bank address(A13) and a row address selected by A0 through A12. The row remains active for access until a Precharge command is issued to the bank. A Precharge command must be issued before another row can be activated in that bank. Each bank can have one row active. This command corresponds to a conventional DRAM's /RAS falling.




**Prefetch read with auto precharge (PFR)**

<i>/CS</i>	<i>/RAS</i>	<i>/CAS</i>	<i>/WE</i>	<i>A13</i>	<i>A12</i>	<i>A11</i>	<i>A10</i>	<i>A9</i>	<i>A8</i>	<i>A7</i>	<i>A6</i>	<i>A5</i>	<i>A4</i>	<i>A3</i>	<i>A2</i>	<i>A1</i>	<i>A0</i>
Low	Low	High	Low	Seg.	Cha.	Cha.	Seg.	Cha.	Cha.	Col.	Col.	Col.	Col.	Col.	Col.	Col.	Col.

**Remark** Seg.: Segment address, Cha.: Channel address, Col.: Column address

This command needs to follow Bank activate (ACT) command. This command fetches data from a segment of the activated row in a bank to a channel buffer, and reads data words from a channel buffer onto the data bus (DQ). And precharge operation is performed automatically, which closes the activated row after data fetch operation. The Segment fields specify the source segment. And the Channel Address field specifies the destination channel. The Column Address field specifies the starting location of the data word in the buffer (Data words may be 4, 8, or 16 bits.). The burst-length field in the channel control register for the channel specifies the number of data words to complete the read operation.



**Precharge selected bank (PRE)**

<i>/CS</i>	<i>/RAS</i>	<i>/CAS</i>	<i>/WE</i>	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
Low	Low	Low	Low	BA	x	x	Low	x	x	x	x	Low	x	x	x	x	x


**Remark** BA: Bank address, x: High or Low level (Don't care)

This command closes (deactivates) an activated row in a bank, in order to prepare the bank for an Activate or Restore command to activate a new row. After precharging, a bank is in the Idle state.

The Bank field specifies the bank to precharge and A10 Low specifies the command.

After this command,  $t_{RP}$  (precharge to activate command period) must be satisfied for next activate command to precharging bank.

This command corresponds to a conventional DRAM's */RAS* rising.




**Precharge all banks (PALL)**

<i>/CS</i>	<i>/RAS</i>	<i>/CAS</i>	<i>/WE</i>	<i>A13</i>	<i>A12</i>	<i>A11</i>	<i>A10</i>	<i>A9</i>	<i>A8</i>	<i>A7</i>	<i>A6</i>	<i>A5</i>	<i>A4</i>	<i>A3</i>	<i>A2</i>	<i>A1</i>	<i>A0</i>
Low	Low	Low	Low	x	x	x	High	x	x	x	x	Low	x	x	x	x	x

**Remark** x: High or Low level (Don't care)

The signal combination is Reserved (with command modifier A10 High). The PALL command is typically used during auto refresh operation and initialization. Replace with Precharge commands for each bank.




**Set Channel Latency Register (SCLR)**

<i>/CS</i>	<i>/RAS</i>	<i>/CAS</i>	<i>/WE</i>	<i>A13</i>	<i>A12</i>	<i>A11</i>	<i>A10</i>	<i>A9</i>	<i>A8</i>	<i>A7</i>	<i>A6</i>	<i>A5</i>	<i>A4</i>	<i>A3</i>	<i>A2</i>	<i>A1</i>	<i>A0</i>
Low	Low	Low	Low	Low	Low	Low	Low	Low	Low	Low	Low	High	PRL	RL	RL	RL	WT

**Remark** PRL: Prefetch Read Latency, RL: Read Latency, WT: Wrap Type

This command sets the Read Latency value which specifies read delay time in channel read operation.  
 And this command sets the Wrap type which specifies the order(Sequential or Interleave) in which the burst data will be addressed.  
 And this command sets the Read Latency value which specifies read delay time in prefetch read operation.  
 The commands can only be executed with all memory banks idle and no burst operations in progress.




**Set Channel Control Register (SCCR)**

<i>/CS</i>	<i>/RAS</i>	<i>/CAS</i>	<i>/WE</i>	<i>A13</i>	<i>A12</i>	<i>A11</i>	<i>A10</i>	<i>A9</i>	<i>A8</i>	<i>A7</i>	<i>A6</i>	<i>A5</i>	<i>A4</i>	<i>A3</i>	<i>A2</i>	<i>A1</i>	<i>A0</i>
Low	Low	Low	Low	Cha.	Cha.	Cha.	Cha.	Cha.	Low	Low	High	High	x	x	BL	BL	BL

**Remark** Cha.: Channel address, BL: Burst Length, x: High or Low level (Don't care)


This command sets Burst Length in each channel address.  
 Burst Length can be set for each channel buffer.  
 This command is executed during Initialization.  
 The commands can only be executed with all memory banks idle and no burst operations in progress.  
 To set the burst length in dummy channel address, A13 : high , the other channel address : do not care.



**Auto Refresh (REF)**

<i>CKE</i>		<i>/CS</i>	<i>/RAS</i>	<i>/CAS</i>	<i>/WE</i>	<i>Address</i>
<i>n-1</i>	<i>n</i>					
High	High	Low	Low	Low	High	High or Low level (Don't care)


This command is a request to begin the auto refresh operation. The refresh address is generated internally. Before executing auto refresh, all banks must be in the idle state. After this cycle, all banks will be in the idle (precharged) state and ready for a row activate command. During  $t_{RC}$  period (from refresh command to refresh or activate command), the VC SDRAM cannot accept any other command.



**Self Refresh (SELF)**

<i>CKE</i>	<i>/CS</i>	<i>/RAS</i>	<i>/CAS</i>	<i>/WE</i>	<i>Address</i>
<i>n-1</i> <i>n</i>					
High Low	Low	Low	Low	High	High or Low level (Don' t care)



After the command execution, self refresh operation continues while CKE remains low. During self refresh mode, the internal refresh controller takes care of refresh interval and refresh operation. There is no need for external control. Before executing self refresh, both banks must be in the idle state.





5. Prefetch Read Operation

This operation fetches data from a segment of the activated row in a bank to a channel buffer, and reads data words from a channel buffer onto the data bus (DQ). And precharge operation is performed automatically, which closes the activated row after data fetch operation.



**6. Write Operation and Restore Operation**



Write command proceeds write operation to the channel. When the system needs to refill the channel with new data, restore operation may be necessary. The restore operation needs both restore command and active command.

Restore command must be first command. Restore operation is also fully associative operation.

The data in the channel can be transferred to anywhere on memory core array. Another write and read operation to another channel can proceed during this restore operation.

The another background operation is illegal while  $t_{RAD}$  (RST/RSTA to ACT(R) command delay time).

★ And the foreground operation to the same channel set by RST command is illegal too.



**Remark** ACT(R) command is ACT command after RST command.

**7. Dummy Channel**

This device has actually seventeen channels. The 17th channel is dummy channel for direct write operation to the array. The operations for dummy channel are as follows.



**Prefetching to Dummy channel**

**Writing to Dummy channel**

**Writing to Dummy channel with Auto Restore**

Dummy channel write with auto restore writes data from the data bus (DQ) into a Dummy channel buffer, and transfers the data from a dummy channel buffer to a segment of a row which has been activated by ACT command before this WRDA command. It is impossible to read from Dummy channel. And it needs prefetch operation to the Dummy channel before write to the Dummy operation.

To execute the background operation, it is necessary to complete the write operation to the dummy channel. And the write operation to the dummy channel is completed by WRDA command.




For the operations using dummy channel, it needs PFD command(prefetch to dummy) after ACT command.




**8. Pair Prefetch Operation**

Pair prefetch operation fetches data from a couple of segments to a couple of channels at one operations. In this operation, four segments are divided to two segment pairs and sixteen channels are divided to eight channels pairs. Each pair of segments and channels consists of odd address and even address. And prefetch operation is from even segment to even channel and from odd segment to odd channel. If the even segment is selected at command input, the 1st prefetch operation starts from even segment to even channel. And if the odd segment is selected at command input, the 1st prefetch operation starts from odd segment to odd channel.

The Segment and bank fields specify the source segment and bank. And the Channel Address field specifies the destination channel.


Prefetch to even channel from even segment.  
 Prefetch to odd channel from odd segment.






**9. Set Register Operation**


**JEDEC standard test set (Refresh counter test)**




**Use in future**



**Vender specification**





**Mode register set**



A6(0) Set Channel Latency Register (SCLR)  
 A6(1) Set Channel Control Register (SCCR)

10. Set Channel Latency Register (SCLR)



Wrap type

A0	Wrap type
0	Sequential
1	Interleave



Read latency

A3	A2	A1	Read latency
0	0	0	Reserved
0	0	1	Reserved
0	1	0	2
0	1	1	Reserved
1	0	0	Reserved
1	0	1	Reserved
1	1	0	Reserved
1	1	1	Reserved

Prefetch Read Latency

A4	Prefetch read latency
0	3
1	4

11. Set Channel Control Register (SCCR)



Channel number		Channel number				
Channel number	A13	A12	A11	A10	A9	
0	0	0	0	0	0	
1	0	0	0	0	1	
2	0	0	0	1	0	
3	0	0	0	1	1	
4	0	0	1	0	0	
5	0	0	1	0	1	
6	0	0	1	1	0	
7	0	0	1	1	1	
8	0	1	0	0	0	
9	0	1	0	0	1	
10	0	1	0	1	0	
11	0	1	0	1	1	
12	0	1	1	0	0	
13	0	1	1	0	1	
14	0	1	1	1	0	
15	0	1	1	1	1	
16 (Dummy)	1	Don't care				

Burst length		Burst length		
Sequential	Interleave	A2	A1	A0
1	1	0	0	0
2	2	0	0	1
4	4	0	1	0
8	8	0	1	1
16	16	1	0	0
Reserved	Reserved	1	0	1
Reserved	Reserved	1	1	0
Reserved	Reserved	1	1	1

**12. Burst Length and Sequence**

**[Burst of Two]**

Starting Address (column address A0) (binary)	Addressing Sequence	
	Sequential	Interleave
	(decimal)	(decimal)
0	0, 1	0, 1
1	1, 0	1, 0

**[Burst of Four]**

Starting Address (column address A1,A0) (binary)	Addressing Sequence	
	Sequential	Interleave
	(decimal)	(decimal)
00	0, 1, 2, 3	0, 1, 2, 3
01	1, 2, 3, 0	1, 0, 3, 2
10	2, 3, 0, 1	2, 3, 0, 1
11	3, 0, 1, 2	3, 2, 1, 0

**[Burst of Eight]**

Starting Address (column address A2-A0) (binary)	Addressing Sequence	
	Sequential	Interleave
	(decimal)	(decimal)
000	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
001	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6
010	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5
011	3, 4, 5, 6, 7, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4
100	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
101	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2
110	6, 7, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1
111	7, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0

**[Burst of Sixteen]**

Starting Address (column address A3-A0) (binary)	Addressing Sequence	
	Sequential (decimal)	Interleave (decimal)
	0000	0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
0001	1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,0	1,0,3,2,5,4,7,6,9,8,11,10,13,12,15,14
0010	2,3,4,5,6,7,8,9,10,11,12,13,14,15,0,1	2,3,0,1,6,7,4,5,10,11,8,9,14,15,12,13
0011	3,4,5,6,7,8,9,10,11,12,13,14,15,0,1,2	3,2,1,0,7,6,5,4,11,10,9,8,15,14,13,12
0100	4,5,6,7,8,9,10,11,12,13,14,15,0,1,2,3	4,5,6,7,0,1,2,3,12,13,14,15,8,9,10,11
0101	5,6,7,8,9,10,11,12,13,14,15,0,1,2,3,4	5,4,7,6,1,0,3,2,13,12,15,14,9,8,11,10
0110	6,7,8,9,10,11,12,13,14,15,0,1,2,3,4,5	6,7,4,5,2,3,0,1,14,15,12,13,10,11,8,9
0111	7,8,9,10,11,12,13,14,15,0,1,2,3,4,5,6	7,6,5,4,3,2,1,0,15,14,13,12,11,10,9,8
1000	8,9,10,11,12,13,14,15,0,1,2,3,4,5,6,7	8,9,10,11,12,13,14,15,0,1,2,3,4,5,6,7
1001	9,10,11,12,13,14,15,0,1,2,3,4,5,6,7,8	9,8,11,10,13,12,15,14,1,0,3,2,5,4,7,6
1010	10,11,12,13,14,15,0,1,2,3,4,5,6,7,8,9	10,11,8,9,14,15,12,13,2,3,0,1,6,7,4,5
1011	11,12,13,14,15,0,1,2,3,4,5,6,7,8,9,10	11,10,9,8,15,14,13,12,3,2,1,0,7,6,5,4
1100	12,13,14,15,0,1,2,3,4,5,6,7,8,9,10,11	12,13,14,15,8,9,10,11,4,5,6,7,0,1,2,3
1101	13,14,15,0,1,2,3,4,5,6,7,8,9,10,11,12	13,12,15,14,9,8,11,10,5,4,7,6,1,0,3,2
1110	14,15,0,1,2,3,4,5,6,7,8,9,10,11,12,13	14,15,12,13,10,11,8,9,6,7,4,5,2,3,0,1
1111	15,0,1,2,3,4,5,6,7,8,9,10,11,12,13,14	15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0

### 13. Initialization

The VC SDRAM is initialized in the power-on sequence according to the following.

- (1) To stabilize internal circuits, when power is applied, a 100  $\mu$ s or longer pause must precede any signal toggling.
- (2) After the pause, both banks must be precharged using the Precharge command (The Precharge all banks command is convenient).
- (3) Once the precharge is completed and the minimum  $t_{RP}$  is satisfied, the mode register can be programmed. After the mode register set cycle,  $t_{RSC}$  (2 CLK minimum) pause must be satisfied as well.
- (4) Two or more auto refresh must be performed.

- Remarks**
1. The sequence of Mode register programming and Refresh above may be transposed.
  2. CKE and DQM must be held high until the Precharge command is issued to ensure data-bus Hi-Z.

**14. Electrical Specifications (Target)**

- All voltages are referenced to V<sub>SS</sub> (GND).
- After power up, wait more than 100 μs and then, execute **Power on sequence and Auto Refresh** before proper device operation is achieved.

**Absolute Maximum Ratings**

Parameter	Symbol	Condition	Rating	Unit
Voltage on power supply pin relative to GND	V <sub>CC</sub> , V <sub>CCQ</sub>		-0.5 to +4.6	V
Voltage on input pin relative to GND	V <sub>T</sub>		-0.5 to +4.6	V
Short circuit output current	I <sub>O</sub>		50	mA
Power dissipation	P <sub>D</sub>		1	W
Operating ambient temperature	T <sub>A</sub>		0 to +70	°C
Storage temperature	T <sub>stg</sub>		-55 to +125	°C

**Caution** Exposing the device to stress above those listed in **Absolute Maximum Ratings** could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to **Absolute Maximum Rating** conditions for extended periods may affect device reliability.

**Recommended Operating Conditions for LVTTL**

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	V <sub>CC</sub> , V <sub>CCQ</sub>		3.0	3.3	3.6	V
High level input voltage	V <sub>IH</sub>		2.0		V <sub>CC</sub> + 0.3	V
Low level input voltage	V <sub>IL</sub>		-0.3		0.8	V
Operating ambient temperature	T <sub>A</sub>		0		70	°C

**Recommended Operating Conditions for SSTL**

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	V <sub>CC</sub> , V <sub>CCQ</sub>		3.0	3.3	3.6	V
Input reference voltage	V <sub>REF</sub>		1.3	1.5	1.7	V
Termination voltage	V <sub>TT</sub>		V <sub>REF</sub> - 0.05	V <sub>REF</sub>	V <sub>REF</sub> + 0.05	V
High level dc input voltage	V <sub>IH (dc)</sub>		V <sub>REF</sub> + 0.2		V <sub>CCQ</sub> + 0.3	V
Low level dc input voltage	V <sub>IL (dc)</sub>		-0.3		V <sub>REF</sub> - 0.2	V
Operating ambient temperature	T <sub>A</sub>		0		70	°C

**Capacitance (T<sub>A</sub> = 25 °C, f = 1 MHz)**

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C <sub>I</sub>	A0 - A13, CLK, CKE, /CS, /RAS, /CAS, /WE, DQM, UDQM, LDQM	2.5		4	pF
Data input/output capacitance	C <sub>I/O</sub>	DQ	4		6.5	pF

**DC Characteristics 1 (Recommended Operating Conditions unless otherwise noted)**

Parameter	Symbol	Test condition	Grade	Maximum.			Unit	Notes
				x4	x8	x16		
Operating current ( Prefetch mode at one bank active )	I <sub>CC1P</sub>	t <sub>RC</sub> ≥ t <sub>RC(MIN.)</sub> Prefetch is executed one time during t <sub>RC</sub> .	-A70x	110	110	110	mA	1
			-A80x	100	100	100		
			-A10x	90	90	90		
Operating current ( Restore mode at one bank active )	I <sub>CC1R</sub>	t <sub>RC</sub> ≥ t <sub>RC(MIN.)</sub>	-A70x	110	110	110	mA	1
			-A80x	100	100	100		
			-A10x	90	90	90		
Precharge standby current in power down mode	I <sub>CC2P</sub>	CKE ≤ V <sub>IL(MAX.)</sub> , t <sub>CK</sub> = 15 ns	1	1	1	mA		
	I <sub>CC2PS</sub>	CKE ≤ V <sub>IL(MAX.)</sub> , t <sub>CK</sub> = ∞	TBD	TBD	TBD			
Precharge standby current in non power down mode	I <sub>CC2N</sub>	CKE ≥ V <sub>IH(MIN.)</sub> , t <sub>CK</sub> = 15 ns /CS ≥ V <sub>IH(MIN.)</sub> , Input signals are changed one time during 30 ns.	25	25	25	mA		
	I <sub>CC2NS</sub>	CKE ≥ V <sub>IH(MIN.)</sub> , t <sub>CK</sub> = ∞ Input signals are stable.	TBD	TBD	TBD			
Active standby current in power down mode	I <sub>CC3P</sub>	CKE ≤ V <sub>IL(MAX.)</sub> , t <sub>CK</sub> = 15 ns	5	5	5	mA		
	I <sub>CC3PS</sub>	CKE ≤ V <sub>IL(MAX.)</sub> , t <sub>CK</sub> = ∞	TBD	TBD	TBD			
Active standby current in non power down mode	I <sub>CC3N</sub>	CKE ≥ V <sub>IH(MIN.)</sub> , t <sub>CK</sub> = 15 ns /CS ≥ V <sub>IH(MIN.)</sub> Input signals are changed one time during 30 ns.	25	25	25	mA		
	I <sub>CC3NS</sub>	CKE ≥ V <sub>IH(MIN.)</sub> , t <sub>CK</sub> = ∞ Input signals are stable.	TBD	TBD	TBD			
★ Operating current (Burst mode)	I <sub>CC4</sub>	t <sub>CK</sub> ≥ t <sub>CK(MIN.)</sub> , I <sub>O</sub> = 0 mA , Background : precharge standby	-A70x	120	140	200	mA	2
			-A80x	105	125	185		
			-A10x	90	105	155		
Auto refresh current	I <sub>CC5</sub>	t <sub>RC</sub> ≥ t <sub>RC(MIN.)</sub>	-A70x	140	140	140	mA	3
			-A80x	130	130	130		
			-A10x	110	110	110		
Self refresh current	I <sub>CC6</sub>	CKE ≤ 0.2 V	-A70x	1	1	1	mA	
			-A80x					
			-A10x					
			-A70xL	TBD	TBD	TBD		
			-A80xL					
			-A10xL					

**Notes 1.** I<sub>CC1</sub> depends on cycle rates. In addition to this, I<sub>CC1</sub> is measured on condition that addresses are changed only one time during t<sub>CK(MIN.)</sub>.

**2.** I<sub>CC4</sub> depends on output loading and cycle rates. Specified values are obtained with the output open. In addition to this, I<sub>CC4</sub> is measured on condition that addresses are changed only one time during t<sub>CK(MIN.)</sub>.

**3.** I<sub>CC5</sub> is measured on condition that addresses are changed only one time during t<sub>CK(MIN.)</sub>.


**DC Characteristics 2 (Recommended Operating Conditions unless otherwise noted)**

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit	Note
Input leakage current	I <sub>I(L)</sub>	V <sub>I</sub> = 0 to 3.6 V, All other pins not under test = 0 V	- 5.0	-	+ 5.0	μA	
Output leakage current	I <sub>O(L)</sub>	D <sub>OUT</sub> is disabled, V <sub>O</sub> = 0 to 3.6 V	- 5.0	-	+ 5.0	μA	
High level output voltage	V <sub>OH</sub>	I <sub>O</sub> = - 4 mA	2.4	-	-	V	
Low level output voltage	V <sub>OL</sub>	I <sub>O</sub> = + 4 mA	-	-	0.4	V	

**AC Characteristics (Recommended Operating Conditions unless otherwise noted)**

**Test Conditions for LVTTL**

- AC measurements assume  $t_r = 1$  ns.
- Reference level for measuring timing of input signals is 1.4 V. Transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- If  $t_r$  is longer than 1 ns, reference level for measuring timing of input signals is  $V_{IH(MIN.)}$  and  $V_{IL(MAX.)}$ .
- An access time is measured at 1.4 V.






AC characteristics for LVTTTL

Parameter	Symbol	-70x		-80x		-10x		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Clock cycle time	$t_{CK2}$	7	–	8	–	10	–	ns	
Access time from CLK	$t_{AC2}$	–	5	–	5.5	–	6	ns	1
Access time from READ command	$t_{AA2}$	–	12	–	13.5	–	16	ns	
CLK high level width	$t_{CH}$	2.5	–	3	–	3	–	ns	
CLK low level width	$t_{CL}$	2.5	–	3	–	3	–	ns	
Data-out hold time	$t_{OH2}$	3	–	3	–	3	–	ns	1
Data-out low-impedance time	$t_{LZ}$	0	–	0	–	0	–	ns	
Data-out high-impedance time	$t_{HZ}$	3	5	3	5.5	3	6	ns	
Data-in setup time	$t_{DS}$	1	–	1.5	–	2	–	ns	
Data-in hold time	$t_{DH}$	1	–	1	–	1	–	ns	
Address, Command, DQM setup time	$t_s$	1.5	–	2	–	2	–	ns	
Address, Command, DQM hold time	$t_H$	1	–	1	–	1	–	ns	
CKE setup time	$t_{CKS}$	1.5	–	2	–	2	–	ns	
CKE hold time	$t_{CKH}$	1	–	1	–	1	–	ns	
CKE setup time (Power down exit)	$t_{CKSP}$	1.5	–	2	–	2	–	ns	
Transition time	$t_T$	1	30	1	30	1	30	ns	
Refresh time	$t_{REF}$	–	64	–	64	–	64	ms	
Mode register set cycle time	$t_{RSC}$	2	–	2	–	2	–	CLK	


Note1 Output load.



AC characteristics for SSTL

Parameter	Symbol	-70x		-80x		-10x		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Clock cycle time	$t_{CK2}$	7	–	8	–	10	–	ns	
Access time from CLK	$t_{AC2}$	–	4.5	–	5	–	5.5	ns	1
Access time from READ command	$t_{AA2}$	–	11.5	–	13	–	15.5	ns	
CLK high level width	$t_{CH}$	2.5	–	3	–	3	–	ns	
CLK low level width	$t_{CL}$	2.5	–	3	–	3	–	ns	
Data-out hold time	$t_{OH2}$	2.5	–	2.5	–	2.5	–	ns	1
Data-out low-impedance time	$t_{LZ}$	0	–	0	–	0	–	ns	
Data-out high-impedance time	$t_{HZ}$	2.5	4.5	2.5	5	2.5	5.5	ns	
Data-in setup time	$t_{DS}$	1	–	1.5	–	2	–	ns	
Data-in hold time	$t_{DH}$	1	–	1	–	1	–	ns	
Address, Command, DQM setup time	$t_S$	1.5	–	2	–	2	–	ns	
Address, Command, DQM hold time	$t_H$	1	–	1	–	1	–	ns	
★ CKE setup time	$t_{CKS}$	1.5	–	2	–	2	–	ns	
★ CKE hold time	$t_{CKH}$	1	–	1	–	1	–	ns	
★ CKE setup time (Power down exit)	$t_{CKSP}$	1.5	–	2	–	2	–	ns	
Transition time	$t_T$	0.5	1	0.5	1	0.5	1	ns	
Refresh time	$t_{REF}$	–	64	–	64	–	64	ms	
Mode register set cycle time	$t_{RSC}$	2	–	2	–	2	–	CLK	

Note1 Output load.



**AC characteristics for LVTTTL and SSTL (Background to Background operation)**

Parameter	Symbol	-70x		-80x		-10x		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
<b>SAME BANK OPERATION</b>									
ACT to ACT/REF Command period	t <sub>RC</sub>	70	–	72	–	80	–	ns	
REF to REF/ ACT Command period	t <sub>RCF</sub>	70	–	80	–	90	–	ns	
ACT to ACT/ REF Command period (Prefetch to dummy and write to dummy channel with auto restore)	t <sub>RCPD</sub>	112	–	128	–	160	–	ns	
ACT to PRE Command period	t <sub>RAS</sub>	42	120,000	48	120,000	50	120,000	ns	
PRE to ACT / REF Command period	t <sub>RP</sub>	20	–	20	–	20	–	ns	
ACT to PFC/PFCA/PFR/PFD/PPF/PPFA Command delay time	t <sub>APD</sub>	14	–	16	–	20	–	ns	
PFC to PRE Command delay time	t <sub>PPL</sub>	21	–	24	–	30	–	ns	
PFCA / PFR to ACT/REF Command delay time	t <sub>PAL</sub>	42	–	48	–	60	–	ns	
PPF to PRE Command delay time	t <sub>PPP</sub>	42	–	48	–	60	–	ns	
PPFA to ACT/REF Command delay time	t <sub>PPA</sub>	56	–	64	–	80	–	ns	
RST / RSTA to ACT(R) <sup>Note1</sup> Command delay time	t <sub>RAD</sub>	7	28	8	32	10	40	ns	Note2
Data in to ACT/REF Command period (Write to dummy channel with auto restore)	t <sub>DAL</sub>	77	–	88	–	110	–	ns	
<b>SAME, OTHER BANK OPERATION</b>									
★ ACT(R) <sup>Note1</sup> to PFC/PFCA/PFR/PFD/PPF/PPFA Command delay time	t <sub>RPD</sub>	28	–	32	–	40	–	ns	
PFC to PFC / PFCA Command delay time	t <sub>PPD</sub>	21	–	24	–	30	–	ns	
PPF to PPF / PPFA Command delay time	t <sub>PPPD</sub>	42	–	48	–	60	–	ns	
<b>OTHER BANK OPERATION</b>									
ACT to ACT Command delay time	t <sub>RRD</sub>	14	–	16	–	20	–	ns	
RST/RSTA to RST/RSTA Command delay time	t <sub>RRDR</sub>	21	–	24	–	30	–	ns	
★ PFC /PFCA to RST /RSTA Command delay time	t <sub>PRD</sub>	21	–	24	–	30	–	ns	
★ PPF /PPFA to RST /RSTA Command delay time	t <sub>PPRD</sub>	42	–	48	–	60	–	ns	

**Notes** 1 ACT(R) command is ACT command after RST command.

2 The another background operation and same channel foreground operation are illegal while t<sub>RAD</sub> period.

**AC characteristics for LVTTTL and SSTL (Foreground to Foreground operation)**


Parameter	Symbol	-70x		-80x		-10x		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
READ/WRITE to READ/WRITE Command delay time	t <sub>CCD</sub>	7	–	8	–	10	–	ns	

**AC characteristics for LVTTTL and SSTL (Background to Foreground operation)  
(after same channel Prefetch/Restore)**

Parameter	Symbol	-70x		-80x		-10x		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
PFC/PFCA/PPF/PPFA to READ/WRITE and PFD to WRD/WRDA Command delay time	t <sub>PCD</sub>	14	–	16	–	20	–	ns	
PPF/PPFA to READ/WRITE Command delay time (2nd prefetch channel read write)	t <sub>PPCD</sub>	35	–	40	–	50	–	ns	
★ ACT(R) to READ/WRITE Command delay time	t <sub>RCD</sub>	28	–	32	–	40	–	ns	Note1


**Note1** ACT(R) command is ACT command after RST command.

Power on Sequence and Auto Refresh




/CS Function (Only /CS signal needs to be issued at minimum rate)


( Read latency = 2, Burst length = 2 )




Clock Suspension during Burst Read (using CKE Function)




Clock Suspension during Burst Write (using CKE Function)




Power Down Mode




**Set Register Operation**




Read Operation




Write Operation




**DQM Operation in READ**




**DQM Operation in WRITE**




Read to Read Operation




Write to Write Operation




Read to Write Operation




Write to Read Operation




Prefetch to Read Operation without Auto Precharge ( Same Channel Read )




Prefetch to Read Operation without Auto Precharge ( Other Channel Read )




Prefetch to Write Operation without Auto Precharge ( Same Channel Write )




Prefetch to Write Operation without Auto Precharge ( Other Channel Write )




Read – Prefetch to Read Operation without Auto Precharge ( Same Channel Prefetch )




Read – Prefetch to Write Operation without Auto Precharge ( Same Channel Prefetch )




Write – Prefetch to Write Operation without Auto Precharge ( Same Channel Prefetch )



Write – Prefetch to Read Operation without Auto Precharge ( Same Channel Prefetch )




Restore to Read Operation without Auto Precharge ( Same Channel Read )




**Remark** ACT(R) command is ACT command after RST command.

Restore to Read Operation without Auto Precharge ( Other Channel Read )




**Remark** ACT(R) command is ACT command after RST command.

Restore to Write Operation without Auto Precharge ( Same Channel Write )




**Remark** ACT(R) command is ACT command after RST command.

Restore to Write Operation without Auto Precharge ( Other Channel Write )




**Remark** ACT(R) command is ACT command after RST command.

Read – Restore to Read Operation without Auto Precharge ( Same Channel Restore )




**Remark** ACT(R) command is ACT command after RST command.

Read – Restore to Write Operation without Auto Precharge ( Same Channel Restore )




**Remark** ACT(R) command is ACT command after RST command.

Write – Restore to Write Operation without Auto Precharge ( Same Channel Restore )




**Remark** ACT(R) command is ACT command after RST command.

Write – Restore to Read Operation without Auto Precharge ( Same Channel Restore )




**Remark** ACT(R) command is ACT command after RST command.

Prefetch to Prefetch Operation without Auto Precharge




Prefetch to Restore Operation without Auto Precharge ( Other Bank Restore )




**Remark** ACT(R) command is ACT command after RST command.

Prefetch Operation with Auto Precharge




Restore to Prefetch Operation without Auto precharge



Remark ACT(R) command is ACT command after RST command.


Restore Operation with Auto Precharge




**Remark** ACT(R) command is ACT command after RST command.

Prefetch Read with Auto Precharge Operation


( Read latency = 2, Prefetch read latency = 3, Burst length = 8 )



Prefetch Read with Auto Precharge Operation




Prefetch Read with Auto Precharge Operation




Prefetch Read with Auto Precharge Operation


( Read latency = 2, Prefetch read latency = 4, Burst length = 8 )




Prefetch to Dummy and Write to Dummy with Auto Restore Operation




Prefetch to Dummy and Write to Dummy with Auto Restore Operation



Prefetch to Dummy, Write to Dummy and Write to Dummy with Auto Restore Operation




Pair Prefetch Operation




Pair Prefetch Operation with Auto Precharge

( Read latency = 2, Burst length = 4 )




Pair Prefetch to Pair Prefetch Operation

( Read latency = 2, Burst length = 4 )




Read to Pair Prefetch to Write Operation ( Same Channel Prefetch )


( Read latency = 2, Burst length = 8 )



Auto Refresh Operation




Self Refresh Operation (Entry and Exit)



15. Package Drawing

54PIN PLASTIC TSOP (II) (400mil)



NOTE

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	22.62 MAX.	0.891 MAX.
B	0.91 MAX.	0.036 MAX.
C	0.80 (T.P.)	0.031 (T.P.)
D	0.32 <sup>+0.08</sup> <sub>-0.07</sub>	0.013±0.003
E	0.10±0.05	0.004±0.002
F	1.20 MAX.	0.048 MAX.
G	1.00	0.039
H	11.76±0.20	0.463±0.008
I	10.16±0.10	0.400±0.004
J	0.80±0.20	0.031 <sup>+0.009</sup> <sub>-0.008</sub>
K	0.145 <sup>+0.025</sup> <sub>-0.015</sub>	0.006±0.001
L	0.50±0.10	0.020 <sup>+0.004</sup> <sub>-0.005</sub>
M	0.13	0.005
N	0.10	0.004
P	3° <sup>+7°</sup> <sub>-3°</sub>	3° <sup>+7°</sup> <sub>-3°</sub>

S54G5-80-9JF