

COS/MOS INTEGRATED CIRCUITS

40192B

HCC/HCF 40192B
HCC/HCF 40193B

PRESETTABLE UP/DOWN COUNTERS (DUAL CLOCK WITH RESET) 40192B — BCD TYPE 40193B — BINARY TYPE

- INDIVIDUAL CLOCK LINES FOR COUNTING UP OR COUNTING DOWN
- SYNCHRONOUS HIGH-SPEED CARRY AND BORROW PROPAGATION DELAYS FOR CASCADING
- ASYNCHRONOUS RESET AND PRESET CAPABILITY
- MEDIUM-SPEED OPERATION - $f_{CL} = 8 \text{ MHz (TYP.)} @ 10\text{V}$
- STANDARDIZED SYMMETRICAL OUTPUT CHARACTERISTICS
- 5V, 10V, AND 15V PARAMETRIC RATINGS
- INPUT CURRENT OF 100 nA AT 18V AND 25°C FOR HCC DEVICE
- 100% TESTED FOR QUIESCENT CURRENT
- MEETS ALL REQUIREMENTS OF JEDEC TENTATIVE STANDARD No. 13A, "STANDARD SPECIFICATIONS FOR DESCRIPTION OF "B" SERIES CMOS DEVICES"

The **HCC 40192B**, **HCC 40193B**, (extended temperature range) and the **HCF 40192B**, **HCF 40193B** (intermediate temperature range) are monolithic integrated circuits, available in 16-lead dual in-line plastic or ceramic package and ceramic flat package. The **HCC/HCF 40192B** Presettable BCD Up/Down Counter and the **HCC/HCF 40193B** Presettable Binary Up/Down Counter each consist of 4 individually clocked, gated "D" type flip-flops connected as a counter. The inputs consist of 4 individual jam lines, a PRESET ENABLE control, individual CLOCL UP and CLOCK DOWN signals and a master RESET. Four buffered Q signal outputs as well as CARRY and BORROW outputs for multiple-stage counting schemes are provided. The counter is cleared so that all outputs are in a low state by a high on the RESET line. A RESET is accomplished asynchronously with the clock. Each output is individually programmable asynchronously with the clock to the level on the corresponding jam input when the PRESET ENABLE control is low. The counter counts up one count on the positive clock edge of the CLOCK UP signal provided the CLOCK DOWN line is high. The counter counts down one count on the positive clock edge of the CLOCK DOWN signal provided the CLOCK UP line is high. The CARRY and BORROW signals are high when the counter is counting up or down. The CARRY signal goes low one-half clock cycle after the counter reaches its maximum count in the count-up mode. The BORROW signal goes low one-half clock cycle after the counter reaches its minimum count in the count-down mode. Cascading of multiple packages is easily accomplished without the need for additional external circuitry by tying the BORROW and CARRY outputs to the CLOCK DOWN and CLOCK UP inputs, respectively, of the succeeding package.

ABSOLUTE MAXIMUM RATINGS

V_{DD}^*	Supply voltage: HCC types HCF types	-0.5 to 20 -0.5 to 18	V V
V_i	Input voltage	-0.5 to $V_{DD} + 0.5$	V
I_i	DC input current (any one input)	± 10	mA
P_{tot}	Total power dissipation (per package) Dissipation per output transistor for $T_{op} =$ full package-temperature range	200	mW
T_{op}	Operating temperature: HCC types HCF types	-55 to 125 -40 to 85	°C °C
T_{stg}	Storage temperature	-65 to 150	°C

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




* All voltages are with respect to V_{SS} (GND).

ORDERING NUMBERS:


HCC 401XX BD	for dual in-line ceramic package
HCC 401XX BF	for dual in-line ceramic package, frit seal
HCC 401XX BK	for ceramic flat package
HCF 401XX BE	for dual in-line plastic package
HCF 401XX BF	for dual in-line ceramic package, frit seal

HCC/HCF 40192 B HCC/HCF 40193 B


MECHANICAL DATA (dimensions in mm)




Ceramic flat package for HCC 401XX BK



PIN CONNECTIONS



FUNCTIONAL DIAGRAM




RECOMMENDED OPERATING CONDITIONS


V_{DD}	Supply voltage: HCC types HCF types	3 to 18 V 3 to 15 V
V_I	Input voltage	0 to V_{DD} V
T_{op}	Operating temperature: HCC types HCF types	-55 to 125 °C -40 to 85 °C

LOGIC DIAGRAMS

For **40192B (BCD)**



For **40193B (Binary)**



HCC/HCF 40192B HCC/HCF 40193B

TRUTH TABLE

CLOCK UP	CLOCK DOWN	PRESET ENABLE	RESET	ACTION
	1	1	0	COUNT UP
	1	1	0	NO COUNT
1		1	0	COUNT DOWN
1		1	0	NO COUNT
X	X	0	0	PRESET
X	X	X	1	RESET


1 = HIGH LEVEL

0 = LOW LEVEL


X = DON'T CARE

TIMING DIAGRAMS


For **40192B** (BCD)



For **40193B** (Binary)



Internal logic of flip-flop



STATIC ELECTRICAL CHARACTERISTICS (over recommended operating conditions)

Parameter		Test conditions				Values						Unit	
		V _I (V)	V _O (V)	I _O (μA)	V _{DD} (V)	T _{Low} *		25°C			T _{High} *		
						Min.	Max.	Min.	Typ.	Max.	Min.		Max.
I _L	Quiescent current	HCC types	0/ 5			5		5		0.04	5		150
			0/10			10		10		0.04	10		300
			0/15			15		20		0.04	20		600
			0/20			20		100		0.08	100		3000
		HCF types	0/ 5			5		20		0.04	20		150
			0/10			10		40		0.04	40		300
0/15					15		80		0.04	80		600	
V _{OH}	Output high voltage	0/ 5		< 1	5	4.95		4.95			4.95		
		0/10		< 1	10	9.95		9.95			9.95		
		0/15		< 1	15	14.95		14.95			14.95		
V _{OL}	Output low voltage	5/0		< 1	5		0.05			0.05		0.05	
		10/0		< 1	10		0.05			0.05		0.05	
		15/0		< 1	15		0.05			0.05		0.05	
V _{IH}	Input high voltage		0.5/4.5	< 1	5	3.5		3.5			3.5		
			1/9	< 1	10	7		7			7		
			1.5/13.5	< 1	15	11		11			11		
V _{IL}	Input low voltage		4.5/0.5	< 1	5		1.5			1.5		1.5	
			9/1	< 1	10		3			3		3	
			13.5/1.5	< 1	15		4			4		4	
I _{OH}	Output drive current	HCC types	0/ 5	2.5		5	-2		-1.6	-3.2		-1.15	
			0/ 5	4.6		5	-0.64		-0.51	-1		-0.36	
			0/10	9.5		10	-1.6		-1.3	-2.6		-0.9	
			0/15	13.5		15	-4.2		-3.4	-6.8		-2.4	
		HCF types	0/ 5	2.5		5	-1.53		-1.36	-3.2		-1.1	
			0/ 5	4.6		5	-0.52		-0.44	-1		-0.36	
			0/10	9.5		10	-1.3		-1.1	-2.6		-0.9	
			0/15	13.5		15	-3.6		-3.0	-6.8		-2.4	
I _{OL}	Output sink current	HCC types	0/ 5	0.4		5	0.64		0.51	1		0.36	
			0/10	0.5		10	1.6		1.3	2.6		0.9	
			0/15	1.5		15	4.2		3.4	6.8		2.4	
		HCF types	0/ 5	0.4		5	0.52		0.44	1		0.36	
			0/10	0.5		10	1.3		1.1	2.6		0.9	
			0/15	1.5		15	3.6		3.0	6.8		2.4	
I _{IH} , I _{IL}	Input leakage current	HCC types	0/18	Any input	18		±0.1		±10 ⁻⁵	±0.1		± 1	
		HCF types	0/15		15		±0.3		±10 ⁻⁵	±0.3		± 1	
C _I	Input capacitance			Any input					5	7.5		pF	

* T_{Low} = - 55°C for **HCC** device; -40°C for **HCF** device.
 * T_{High} = +125°C for **HCC** device; +85°C for **HCF** device.
 The Noise Margin for both "1" and "0" level is: 1V min. with V_{DD}= 5V
 2V min. with V_{DD}= 10V
 2.5V min. with V_{DD}= 15V


5

DYNAMIC ELECTRICAL CHARACTERISTICS ($T_{amb} = 25^{\circ}\text{C}$, $C_L = 50 \text{ pF}$, $R_L = 200 \text{ k}\Omega$, typical temperature coefficient for all V_{DD} values in $0.3\%/^{\circ}\text{C}$, all input rise and fall time = 20 ns)

Parameter	Test conditions	Values			Unit		
		V_{DD} (V)	Min.	Typ.		Max.	
t_{PHL} , t_{PLH}	Propagation delay time Clock up or Clock Down to Q Reset to Q	5		250	500	ns	
		10		120	240		
		15		90	180		
$\overline{\text{PE}}$ to Q		5		200	400	ns	
		10		100	200		
		15		70	140		
Clock up to Carry Clock Down to Borrow		5		160	320	ns	
		10		80	160		
		15		60	120		
$\overline{\text{Reset}}$ or $\overline{\text{PR}}$ to Borrow or Carry		5		300	600	ns	
		10		150	300		
		15		110	220		
t_{THL} , t_{TLH}	Transition time	5		100	200	ns	
		10		50	100		
		15		40	80		
t_{rem}^*	Removal time Reset or PE	5	80	40		ns	
		10	40	20			
		15	30	15			
t_w	Clock input pulse width Reset	5	480	240		ns	
		10	300	150			
		15	260	130			
	$\overline{\text{PE}}$		5		120	240	ns
			10		85	170	
			15		70	140	
Clock		5		90	180	ns	
		10		45	90		
		15		30	60		
t_r, t_f	Clock input rise or fall time	5			15	μs	
		10			15		
		15			5		
f_{CL}	Maximum clock input frequency	5	2	4		MHz	
		10	4	8			
		15	5.5	11			


* The time required for Reset or Preset Enable control to be removed before clocking (see timing diagram).

Timing diagram defining t_{rem}




*RESET OR PRESET ENABLE REMOVAL TIME


Output low (sink) current characteristics




Output high (source) current characteristics




Typical transition time vs. load capacitance



Typical propagation delay time vs. load capacitance




Typical dynamic power dissipation




TYPICAL APPLICATION

Cascaded counter packages




TEST CIRCUITS


Quiescent device current



Input voltage



Input leakage current



Dynamic power dissipation

