

Signetics

Document No.	853-0336
ECN No.	98773
Date of issue	February 9, 1990
Status	Product Specification
FAST Products	

FAST 74F86

Gate

Quad 2-Input Exclusive-OR Gate

FEATURE


- Industrial temperature range available (-40°C to +85°C)

FUNCTION TABLE


INPUTS		OUTPUT
D _{na}	D _{nb}	Q _n
L	L	L
L	H	H
H	L	H
H	H	L

H = High voltage level
L = Low voltage level

LOGIC DIAGRAM



PIN CONFIGURATION



ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10% T _A = 0°C to +70°C	INDUSTRIAL RANGE V _{CC} = 5V±10% T _A = -40°C to +85°C
14-Pin Plastic DIP	N74F86N	I74F86N
14-Pin Plastic SO	N74F86D	I74F86D


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D _{na} , D _{nb}	Data inputs	1.0/1.0	20μA/0.6mA
Q _n	Data output	50/33	1.0mA/20mA


NOTE:

One (1.0) FAST Unit Load is defined as: 20μA in the High state and 0.6mA in the Low state.

LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)




Gate

FAST 74F86

AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS								UNIT
			$T_A = +25^{\circ}\text{C}$			$T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$		$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			
			$V_{CC} = 5\text{V}$ $C_L = 50\text{pF}$ $R_L = 500\Omega$			$V_{CC} = 5\text{V} \pm 10\%$ $C_L = 50\text{pF}$ $R_L = 500\Omega$		$V_{CC} = 5\text{V} \pm 10\%$ $C_L = 50\text{pF}$ $R_L = 500\Omega$			
			Min	Typ	Max	Min	Max	Min	Max	Min	
t_{PLH} t_{PHL}	Propagation delay D_{na} or D_{nb} to Q_n (Other input Low)	Waveform 1	3.0 3.0	4.0 4.2	5.5 5.5	3.0 3.0	6.5 6.5	3.0 2.5	7.0 8.0	ns	
t_{PLH} t_{PHL}	Propagation delay D_{na} or D_{nb} to Q_n (Other input High)	Waveform 2	3.5 3.0	5.3 4.7	7.0 6.5	3.5 3.0	8.0 7.5	3.5 3.0	10.0 8.0	ns	

AC WAVEFORMS

NOTE: For all waveforms, $V_M = 1.5\text{V}$.

TEST CIRCUIT AND WAVEFORMS

