



Advance Information

8-Bit Serial In/Parallel-Out Shift Register

ELECTRICALLY TESTED PER:
MPG54F164

Military 54F164




AVAILABLE AS:

- 1) JAN: *
- 2) SMD: *
- 3) 883C: *

X = CASE OUTLINE AS FOLLOWS:
PACKAGE: CERDIP: C
CERFLAT: D
LCC: 2

*Call Factory for latest update

CONNECTION DIAGRAM



PIN ASSIGNMENTS

| FUNCTION | DIL | FLATS | LCC | BURN-IN (CONDITION A) |
|-----------------|-----|-------|-----|--------------------------|
| D _{sa} | 1 | 1 | 2 | VCC |
| D _{sb} | 2 | 2 | 3 | VCC |
| Q ₀ | 3 | 3 | 4 | OPEN |
| Q ₁ | 4 | 4 | 6 | OPEN |
| Q ₂ | 5 | 5 | 8 | OPEN |
| Q ₃ | 6 | 6 | 9 | OPEN |
| GND | 7 | 7 | 10 | GND |
| CP | 8 | 8 | 12 | VCC |
| MR | 9 | 9 | 13 | GND |
| Q ₄ | 10 | 10 | 14 | OPEN |
| Q ₅ | 11 | 11 | 16 | OPEN |
| Q ₆ | 12 | 12 | 18 | OPEN |
| Q ₇ | 13 | 13 | 19 | OPEN |
| VCC | 14 | 14 | 20 | VCC |

BURN-IN CONDITIONS:
VCC = 5.0 V MIN/6.0 V MAX

MODE SELECT TRUTH TABLE

| OPERATING MODE | Inputs | | | | Outputs | | | |
|----------------|--------|----|-----------------|-----------------|----------------|----------------|---|----------------|
| | MR | CP | D _{sa} | D _{sb} | Q ₀ | Q ₁ | - | Q ₇ |
| Reset (Clear) | L | X | X | X | L | L | - | L |
| Shift | H | ^ | l | l | L | q ₀ | | q ₆ |
| | H | ^ | l | h | L | q ₀ | | q ₆ |
| | H | ^ | h | l | L | q ₀ | | q ₆ |
| | H | ^ | h | h | H | q ₀ | | q ₆ |

H = HIGH Voltage Levels.

L = LOW Voltage Levels.

h = HIGH voltage level one setup time prior to the LOW to HIGH clock transition.

l = LOW voltage level one setup time prior to the LOW to HIGH clock transition.

q = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW to HIGH clock transition.


X = Don't Care.

^ = LOW to HIGH clock transition.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

54F164

LOGIC DIAGRAM



| Symbol | Parameter | Limits | | | | | | Units | Test Condition (Unless Otherwise Specified) |
|------------------|------------------------------|------------|------|-------------|------|-------------|------|-------|---|
| | | +25°C | | +125°C | | -55°C | | | |
| | | Subgroup 1 | | Subgroup 2 | | Subgroup 3 | | | |
| | | Min | Max | Min | Max | Min | Max | | |
| V _{OH} | Logical "1" Output Voltage | 2.5 | | 2.5 | | 2.5 | | V | V _{CC} = 4.5 V, I _{OH} = -1.0 mA, V _{IN} = 0.8 V or 2.0 V. |
| V _{OL} | Logical "0" Output Voltage | | 0.5 | | 0.5 | | 0.5 | V | V _{CC} = 4.5 V, I _{OL} = 20 mA, V _{IN} = 0.8 V or 2.0 V. |
| V _{IC} | Input Clamping Voltage | | -1.2 | | | | | V | V _{CC} = 4.5 V, I _{IN} = -18 mA, other inputs are open. |
| I _{IH} | Logical "1" Input Current | | 20 | | 20 | | 20 | μA | V _{CC} = 5.5 V, V _{IH} = 2.7 V. |
| I _{IHH} | Logical "1" Input Current | | 100 | | 100 | | 100 | μA | V _{CC} = 5.5 V, V _{IHH} = 7.0 V. |
| I _{OS} | Output Short Circuit Current | -60 | -150 | -60 | -150 | -60 | -150 | mA | V _{CC} = 5.5 V, V _{OUT} = 0 V. |
| I _{IL} | Logical "0" Input Current | -0.3 | -0.6 | -0.3 | -0.6 | -0.3 | -0.6 | mA | V _{CC} = 5.5 V, V _{IN} = 0.5 V. |
| I _{CC} | Power Supply Current Off | | 55 | | 55 | | 55 | mA | V _{CC} = 5.5 V, V _{IN} = open (all inputs). |
| V _{IH} | Logical "1" Input Voltage | 2.0 | | 2.0 | | 2.0 | | V | V _{CC} = 4.5 V. |
| V _{IL} | Logical "0" Input Voltage | | 0.8 | | 0.8 | | 0.8 | V | V _{CC} = 4.5 V. |
| | Functional Tests | Subgroup 7 | | Subgroup 8A | | Subgroup 8B | | | per Truth Table with V _{CC} = 5.0 V, V _{INL} = 0.5 V, and V _{INH} = 2.5 V. |
| | | | | | | | | | |

54F164

| Symbol | Parameter | Limits | | | | | | Units | Test Condition (Unless Otherwise Specified) |
|-------------------|---|------------|-----|-------------|-----|-------------|-----|-------|--|
| | | +25°C | | +125°C | | -55°C | | | |
| | | Subgroup 9 | | Subgroup 10 | | Subgroup 11 | | | |
| | | Min | Max | Min | Max | Min | Max | | |
| t _{PHL1} | Propagation Delay /Data-Output CP to Q _n | | 11 | | 13 | | 13 | ns | V _{CC} = 5.0 V, C _L = 50 pF, R _L = 500 Ω. |
| t _{PLH1} | Propagation Delay /Data-Output CP to Q _n | | 8.0 | | 11 | | 11 | ns | V _{CC} = 5.0 V, C _L = 50 pF, R _L = 500 Ω. |
| t _{PHL2} | Propagation Delay /Data-Output MR to Q _n | | 13 | | 17 | | 17 | ns | V _{CC} = 5.0 V, C _L = 50 pF, R _L = 500 Ω. |
| f _{MAX} | Maximum Clock Frequency | 80 | | 60 | | 60 | | MHz | V _{CC} = 5.0 V, C _L = 50 pF, R _L = 500 Ω. |