

CMOS PRESETTABLE UP/DOWN COUNTER

FEATURES

- ◆ Binary or Decade Up/Down Counting
- ◆ BCD Outputs in Decade Mode
- ◆ Asynchronous Preset Enable
- ◆ Internally Synchronous for High Speed
- ◆ Logic Edge-Clocked Design
- ◆ 6MHz Counting Rate @ 10Vdc
- ◆ Carry Output for Cascading Stages


DESCRIPTION

The 4029B consists of a four-stage Binary or BCD Decade Up/Down Counter with provisions for look-ahead carry in both counting modes. The inputs consist of a single Clock, Carry-in (Clock Enable), Binary/Decade, Up/Down, Preset Enable, and four individual Jam signals. Four separate buffered Q signals and a Carry-out signal are provided as outputs.

A high Preset Enable signal allows information on the Jam inputs to preset the counter to any state asynchronously with the Clock. A low on each Jam line, when the Preset/Enable signal is high, resets the counter to its zero count. The counter is advanced one count at the positive transition of the Clock when the Carry-in and Preset Enable signals are low. Advancement is inhibited when the Carry-in or Preset Enable signals are high. The Carry-out signal is normally high and goes low when the counter reaches its maximum count in the Up mode or the minimum count in the Down mode provided the Carry-in signal is low. The Carry-in signal in the low state can thus be considered a "Clock Enable". The Carry-in terminal must be connected to V_{SS} when not in use.

Binary counting is accomplished when the Binary/Decade input is high; the counter counts in the Decade mode when the Binary/Decade input is low. The counter counts up when the Up/Down input is high, and Down when the Up/Down input is low. Multiple packages can be connected in either a parallel-clocking or a ripple-clocking arrangement. Parallel-clocking provides synchronous control and hence faster response from all counting outputs. Ripple-clocking allows for longer clock input rise and fall times.

This counter finds primary use in up/down and difference counting and programmable frequency synthesizer applications. It is also useful in A/D and D/A conversion techniques and for magnitude and sign generation.



RECOMMENDED OPERATING CONDITIONS

For maximum reliability:


DC Supply Voltage	V _{DD} - V _{SS}	3 to 15	Vdc
Operating Temperature	T _A	-55 to +125	°C
C, D, F, H Device		-40 to +85	°C
E Device			

TRUTH TABLE

\overline{CI}	U/D	PE	B/D	Action
1	X	0	X	No Count
0	1	0	0	Count Up (Decade)
0	1	0	1	Count Up (Binary)
0	0	0	0	Count Down (Decade)
0	0	0	1	Count Down (Binary)
X	X	1	X	Preset

X = Don't Care

BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS

STATIC CHARACTERISTICS¹

PARAMETER	V _{DD} (Vdc)	CONDITIONS	T _{LOW} ²		+25°C			T _{HIGH} ²		Units
			Min.	Max.	Min.	Typ.	Max.	Min.	Max.	
QUIESCENT DEVICE CURRENT	I _{DD}	V _{IN} =V _{SS} or V _{DD} All valid input combinations	—	5	—	0.05	5	—	150	μA _{dc}
			—	10	—	0.1	10	—	300	
			—	20	—	0.2	20	—	600	

NOTES: ¹ Remaining Static Characteristics are listed under "4000B Series Family Specifications"


² T_{LOW} = -55°C for C, D, F, H device.
= -40°C for E device.

T_{HIGH} = +125°C for C, D, F, H device.
= + 85°C for E device.


DYNAMIC CHARACTERISTICS (C_L = 50pF, T_A = 25°C)

PARAMETER	V _{DD} (Vdc)	Min.	Typ.	Max.	Units			
CLOCKED OPERATION								
PROPAGATION DELAY TIME Clock to Q Clock to <u>Carry Out</u> <u>Carry In</u> to <u>Carry Out</u>	t _{PLH} , t _{PHL}	5	—	250	500	ns		
		10	—	120	240			
		15	—	90	180			
		Clock to <u>Carry Out</u>	t _{PLH} , t _{PHL}	5	—	280	560	ns
				10	—	130	260	
				15	—	95	190	
		<u>Carry In</u> to <u>Carry Out</u>	t _{PLH} , t _{PHL}	5	—	170	340	ns
				10	—	70	140	
				15	—	50	100	
OUTPUT TRANSITION TIME	t _{TLH} , t _{THL}	5	—	100	200	ns		
		10	—	50	100			
		15	—	40	80			
MINIMUM CLOCK PULSE WIDTH	PW _{CL}	5	—	170	340	ns		
		10	—	85	170			
		15	—	70	140			
MAXIMUM CLOCK FREQUENCY	f _{CL}	5	2.0	4	—	MHz		
		10	4.0	8	—			
		15	5.5	11	—			
MAXIMUM CLOCK RISE AND FALL TIME ¹	t _{rCL} , t _{fCL}	5	15	—	—	μs		
		10	15	—	—			
		15	15	—	—			
MINIMUM SETUP TIME Carry In	t _{setup}	5	—	150	300	ns		
		10	—	65	130			
		15	—	50	100			
Up/Down, B/D	t _{setup}	5	—	325	650	ns		
		10	—	115	230			
		15	—	85	170			
PRESET OPERATION								
PROPAGATION DELAY TIME Preset Enable to Q	t _{PLH} , t _{PHL}	5	—	360	720	ns		
		10	—	140	280			
		15	—	110	220			
Preset Enable to <u>Carry Out</u>	t _{PLH} , t _{PHL}	5	—	410	820	ns		
		10	—	165	330			
		15	—	130	260			
MINIMUM PRESET ENABLE PULSE WIDTH	PW _{PE}	5	—	170	340	ns		
		10	—	85	170			
		15	—	70	140			
PRESET ENABLE REMOVAL TIME	t _{rem}	5	—	325	650	ns		
		10	—	110	220			
		15	—	90	180			

¹ When units are cascaded, the maximum rise and fall times of the clock input should be equal to or less than the transition times of the data outputs driving data inputs, plus the propagation delay of the output driving stage for the output capacitive load.




Typical P-Channel Source Current Characteristics



Typical N-Channel Sink Current Characteristics

APPLICATIONS INFORMATION

CASCADING CONNECTIONS



PROGRAMMABLE CASCADED FREQUENCY DIVIDER

