

# MA2909/11 RADIATION HARD MICROPROGRAM SEQUENCER

The MA2909/11 Microprogram Sequencer is fully compatible with the industry standard 2909A and 2911A components, and forms part of the GPS 2900 Series of devices. The series offers a building block approach to microcomputer and controller design, with each device in the range being expandable to permit efficient emulation of any microcode machine.

The devices have tristate outputs and have an internal address register, with all internal registers changing state on LOW to HIGH clock transition.

The 4-bit slice can cascade to any number of microwords. Branch input for N-way branches is supported. Additional features include:

- 4-bit cascadable microprogram counter.
- 4 x 4 file with stack counter supporting nesting microsubroutines.
- Zero input for returning to the zero microcode word.
- Individual OR input for each bit for branching to higher microinstructions (2909 only).

The 2909 is a 4-bit wide address controller intended for sequencing through a series of microinstructions contained in a ROM or PROM. Two 2909s may be interconnected to generate an 8-bit address (256 words), and three may be used to generate a 12-bit address (4K words).

The 2909 can select an address from any of four sources:

- 1) A set of external direct inputs (D);
- External data from the R inputs, stored in an internal register;
- 3) A four-word push/pop stack; or
- 4) A program counter register (which usually contains the last address plus one).

The push/pop stack includes certain control lines so that it can efficiently execute nested subroutine linkages. Each of the four outputs can be OR'ed with an external input for conditional skip or branch instructions, and a separate line forces the outputs to all zeroes. The outputs are three-state.

The 2911 is an identical circuit to the 2909 except the four OR inputs are removed and the D and R inputs are tied together.

#### **FEATURES**

- Fully Compatible with Industry Standard 2909A and 2911A Components
- Radiation Hard CMOS SOS Technology
- High SEU Immunity
- High Speed / Low Power
- Fully TTL Compatible




Figure 1: Microprogram Sequencer Block Diagram

The 2909/2911 are CMOS SOS microprogram sequencers intended for use in high-speed microprocessor applications. The device is a cascadable 4-bit slice such that two devices allow addressing of up to 256 words of microprogram and three devices allow addressing of up to 4K words of microprogram. A detailed logic diagram is shown in figure 1.

The device contains a four input multiplexer that is used to select either the address register, direct inputs, microprogram counter, or file as the source of the next microinstruction address. This multiplexer is controlled by the S0 and S1 inputs.

The address register consists of four D-type, edge triggered flip-flops with a common clock enable. When the address register enable is LOW, new data is entered into the register on the clock LOW-to-HIGH transition. The address register is available at the multiplexer as a source for the next microinstruction address The direct input is a 4-bit field of inputs to the multiplexer and can be selected as the next microinstruction address. On the 2911 the direct inputs are also used as inputs to the register. This allows an N-way branch where N is any word in the microcode.

The 2909/2911 contains a microprogram counter (uPC) that is composed of a 4-bit incrementer followed by a 4bit register. The incrementer has carry-in (C<sub>n</sub>) and carry-out (C<sub>n</sub> + 4) such that cascading to larger word lengths is straight forward. The μPC can be used in either of two ways. When the least significant carry-in to the incrementer is HIGH, the microprogram register is loaded on the next clock cycle with the current Y output word plus one  $(Y + 1 \rightarrow \mu PC)$ . Thus sequential microinstructions can be executed. If this least significant C<sub>n</sub> is LOW, the incrementer passes the Y output word unmodified and the microprgram register is loaded with the same Y word on the next clock cycle (Y  $\rightarrow \mu PC$ ). Thus, the same microinstruction can be executed any number of times by using the 4x4 file (stack). The file is used to provide return address linkage when executing microsubroutines. The file contains a built-in stack pointer (SP) which always points to the last file word written. This allows stack reference operations (looping) to be performed without a push or pop.

The stack pointer operates as an up/down counter with separate push/pop and file enable inputs. When the file enable input is LOW and the push/pop input is HIGH, the PUSH operation is enabled. This causes the stack pointer to increment and the file to be written with the required return linkage - the next microinstruction address following the subroutine jump which initiated the PUSH.

If the file enable input is LOW and the push/pop control is LOW, a POP operation occurs. This implies the usage of the return linkage during this cycle and thus a return from subroutine. The next LOW-to-HIGH clock transition causes the stack pointer to decrement. If the file enable is HIGH, no action is taken by the stack pointer regardless of any other input.

The stack pointer linkage is such that any combination of push, pop or stack references can be achieved. One microinstruction subroutine can be performed. Since the stack is 4 words deep, up to four microsubroutines can be nested.

The ZERO input is used to force the four outputs to the binary zero state. When the ZERO input is LOW all Y outputs are LOW regardless of any other inputs (except OE). Each Y output bit also has a separate OR input such that a conditional logic one can be forced at each Y output. This allows jumping to different microinstructions on programmed conditions.

The 2909/2911 feature three-state Y outputs. These can be particularly useful in designs requiring external equipment to provide automatic checkout of the microprocessor. The internal control can be placed in the high impedance state and preprogrammed.

#### MULTIPLEXER SELECT CODES

Table 1 lists the select codes for the multiplexer. The two bits applied from the microword register (and additional combinational logic for branching) determine which data source contains the address for the next microinstruction. The contents of the selected source will appear on the Y outputs. Table 1 also shows the truth table for the output control and for the control of the push/pop stack. Table 2 shows in detail the effect of  $S_{\rm o},\,S_{\rm 1},\,{\rm FE}$  and PUP on the 2909. These four signals define the address that apears on the Y outputs and what the state of all the internal registers will be following the clock LOW-to-HIGH edge. In this illustration, the microprogram counter is assumed to contain initially some word J, the address register some word K, and the four words in the push/pop stack contain  $R_a$  through  $R_{\rm rb}$ 

OR1	ZERO	OE	Y1
Х	Х	Н	Z
Х	L	L	L
Н	Н	L	Н
L	Н	L	Source selected by S <sub>0</sub> S <sub>1</sub>

H = High, L = Low, Z = High Impedance

Table 1a: Output Control

FE	ZERO	PUSH-POP stack change
Н	Х	No change
L	Н	Increment stack pointer, then push current PC on to STK0
L	L	Pop stack (decrement stack pointer)

H = High, L = Low, X = Irrelevant

Table 1b: Synchronous Stack Control

S <sub>1</sub>	S <sub>2</sub>	Source for Y outputs	Symbol
L	L	Microprogram counter	μPC
L	Н	Address/Holding register	AR
Н	L	Push-Pop stack	STKO
Н	Н	Direct inputs	$D_1$

Table 1c: Address Selection

Cycle	S1	S0	FE	PUP	μРС	REG	<b>STK0</b>	STK1	STK2	<b>STK3</b>	Yout	Comment	Principal Use
N	L	L	L	L	J	к	R <sub>a</sub>	R₀	R <sub>c</sub>	R₀	J	Pop Stack	End Loop
N + 1					J+1	K	R <sub>b</sub>	R.	R₀	R <sub>a</sub>	•		
N	L	L	L	Н	J	K	Ra	R₀	R <sub>c</sub>	R₀	J	Push μPC	Set-up Loop
N + 1		-			J+1	Κ	J	$R_a$	R₀	Rc	-		
N	L	L	Н	X	J	Κ	Re	R₅	R <sub>c</sub>	R₀	7	Continue	Continue
N + 1	_	-			J+1	K	Ra	₽p	R,	$R_d$	•		
N	L	Н	L	L	J	K	Ra	₽b	Rc	₽ď	K	Pop Stack;	End Loop
N+1		-			K+1	K	R₀	R <sub>o</sub>	R₀	R <sub>a</sub>	-	Use AR for Address	
N	L	Н	L	Н	J	K	Ra	R₀	Ro	R₀	К	Push μPC;	JSR AR
N + 1		-			K + 1	Κ	J	Ra	₽₽	Rc	-	Jump to Address in AR	
N	L	Н	Н	Х	J	K	Ra	R₀	R <sub>c</sub>	₽d	К	Jump to Address in AR	JMP AR
N + 1					K+1_	Κ	Ra	R₀	R <sub>c</sub>	$R_d$	-		
N	Н	L	L	L	J	K	Ra	₽b	Rc	₽ď	Ra	Jump to Address in	RTS
N+1		-			R <sub>a</sub> + 1	K	R₀	R。	R₀	Ra	-	STK0; Pop Stack	
N	Н	L	L	Н	J	K	Ra	R₀	R <sub>o</sub>	R₀	Ra	Jump to Address in	
N+1		-			$R_a + 1$	K	J	Ra	R₀	R <sub>c</sub>	-	STK0; Push μPC	
N	Н	Ļ	Н	Χ	J	K	Ra	R₀	Ro	R₀	Ra	Jump to Address in	Stack Ref
N+1		-			$R_a + 1$	K	Ra	R₀	R <sub>c</sub>	R <sub>d</sub> ∶	-	STK0	(Loop)
N	Н	Н	L	L	J	K	Ra	R₀	R <sub>c</sub>	R₀	D	Pop Stack;	End Loop
N + 1					D + 1	K	R₀	R <sub>c</sub>	R₀	Ra	•	Jump to Address on D	
N	Н	Н	L	Н	J	K	Ra	Rb	R <sub>c</sub>	R₀	D	Jump to Address on D;	JSR D
N + 1					D + 1	K	J	Ra	R₀	R <sub>c</sub>	-	Push μPC	
N	Н	Н	Н	Х	Ĵ	K	Ra	Rb	R <sub>c</sub>	R₀	D	Jump to Address on D	JMP D
N + 1		-			D + 1	K	Ra	R₀	R₀	R₀	-		

1 = High, 0 = Low, X = Irrelevant, Assume  $C_n$  = High Note: STK0 is the location addressed by the stack pointer

Table 2: Output and Internal Next-Cycle Register States for 2909/2911

Table 3 (Page 5) illustrates the execution of a subroutine using the 2909. The configuration of Figure 2 is assumed. The instruction being executed at any given time is the one contained in the microword register ( $\mu$ WR). The contents of the  $\mu$ WR also control (indirectly, perhaps) the four signals S0, S1, FE, and PUP. The starting address of the subroutine is applied to the D inputs of the 2909 at the appropriate time.

In the column on the left is the sequence of microinstructions to be executed. At address J+2, the sequence control portion of the microinstruction contains the command "Jump to subroutine at A".

At the time  $T_2$ , this instruction is in the  $\mu WR$ , and the 2909 inputs are set-up to execute the jump and save the return address. The subroutine address A is applied to the D inputs from the  $\mu WR$  and appears on the Y outputs. The first instruction of the subroutine, I(A), is accessed and is at the inputs of the  $\mu WR$ . On the next clock transition, I(A) is loaded into the  $\mu WR$  for execution, and the return address J + 3 is pushed on to the stack. The return instruction is executed at  $T_5$ . Table 4 is a similar timing chart showing one subroutine linking to a second, the latter consisting of only one microinstruction.

Execute Cycle		T <sub>0</sub>	T,	T <sub>2</sub>	T <sub>3</sub>	T <sub>4</sub>	T <sub>5</sub>	<b>T</b> <sub>6</sub>	<b>T</b> <sub>7</sub>	T <sub>θ</sub>	T,
	S <sub>1</sub> , S <sub>0</sub>	0	0	3	0	0	2	0	0		
2909 inputs	FE	Н	н	L	н	н	L	Н	н		ŀ
(from µWR)	PUP	х	Х	н	Х	x	L	X	x		1
	D	х	X	Α	х	x	х	l x	x		
	μPC	J+1	J+2	J+3	A + 1	A + 2	A+3	J+4	J+5		
	STK0	-	-	-	J+3	J+3	J+3	-	-		
Internal	STK1	-	-	-	-	-	-	-	-		
Registers	STK2	-	-	-	-	-	-	-	-		
	STK3		-	-		-	-	-			
2909 Output	Υ	J+1	J+2	Α	A+1	A+2	J+3	J+4	J+5		
ROM Output	(Y)	I(J + 1)	JSR A	I(A)	I(A + 1)	RTS	I(J + 3)	I(J + 4)	I(J + 5)		
Contents of µWR (instruction being executed)	μWR	l(J)	I(J + 1)	JSR A	I(A)	I(A + 1)	RTS	l(J + 3)	I(J + 4)		

Table 3: Subroutine Execution

### **CONTROL MEMORY**

	Micropro	gram
Execute Cycle	Address	Sequencer Instruction
	J - 1	-
T <sub>o</sub>	J	-
T <sub>1</sub>	J + 1	-
T <sub>2</sub>	J+2	JSR A
T <sub>6</sub>	J+3	-
T <sub>7</sub>	J+4	-
	-	-
	-	-
	-	-
	-	-
	-	-
T <sub>3</sub>	A	I(A)
T <sub>4</sub>	A + 1	-
T <sub>5</sub>	A + 2	RTS
	-	-
	-	-
	-	-
	-	-
	-	-
	-	-

# MA2909/11

Execute Cycle		T <sub>o</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	T <sub>4</sub>	T <sub>5</sub>	T <sub>6</sub>	Т,	T <sub>8</sub>	T <sub>9</sub>
	S <sub>1</sub> , S <sub>0</sub>	0	0	3	0	0	2	0	0	2	0
2909 inputs	FE	Н	н	L	Н	Н	L	н	Н	L	н
(from µWR)	PUP	x	X	Н	Х	Х	L	х	Х	L	Х
	D	х	x	Α	Х	X	Х	х	Х	Х	Х
	μPC	J+1	J+2	J+3	A + 1	A+2	A+3	B + 1	A + 4	A+5	J+4
	STK0	-	-	-	J+3	J+3	J+3	A+3	J+3	J+3	-
Internal	STK1	-	-	-		-	-	J+3	-	-	-
Registers	STK2	-	-			-	-	- 1	-	-	-
•	STK3	-	-	-	-	-	-	-	-	-	-
2909 Output	Υ	J+1	J+2	Α	A + 1	A+2	В	A+ 3	A+4	J+3	J+4
ROM Output	(Y)	I(J+1)	JSR A	I(A)	I(A + 1)	JSR B	RTS	I(A + 3)	RTS	I(J + 3)	I(J + 4)
Contents of µWR (instruction being executed)	μWR	l(J)	I(J + 1)	JSR A	I(A)	I(A + 1)	JRS B	RTS	I(A + 3)	RTS	I(J + 3)

Table 4: Two Nested Subroutines

# **CONTROL MEMORY**

	Micropro	gram
Execute Cycle	Address	Sequencer Instruction
	J - 1	_
T₀	J	-
T,	J+1	_
T <sub>2</sub>	J + 2	JSR A
Tg	J+3	
	-	-
İ	-	-
	-	
	-	-
T <sub>3</sub>	Α	-
T₄	A + 1	-
T <sub>5</sub>	A+2	JSR B
T <sub>7</sub>	A+3	-
T <sub>8</sub>	A + 4	RTS
	-	-
	-	-
	-	-
	-	-
T <sub>6</sub>	В	RTS
	-	-

# DC CHARACTERISTICS AND RATINGS

Parameter	Min	Max	Units
Supply Voltage	-0.5	7	٧
Input Voltage	-0.3	V <sub>DD</sub> +0.3	٧
Current Through Any Pin	-	20	mA
Operating Temperature	-55	125	°C
Storage Temperature	-65	150	•c

Table 5: Absolute Maximum Ratings

Note: Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions, or at any other condition above those indicated in the operations section of this specification, is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Symbol	Parameter	Conditions	Min.	Max.	Units
V <sub>OH</sub>	Output high voltage	$V_{DD}$ = Min., $I_{OH}$ = -2.6mA, $V_{IN}$ = $V_{IH}$ or $V_{IL}$	V <sub>DD</sub> -0.5	-	V
Vol	Output low voltage	$V_{DD} = Min., I_{OL} = 16 \text{ mA}, V_{IN} = V_{IH} \text{ or } V_{IL}$	-	0.5	٧
VIH	Input high level (Note 1)	Guaranteed input logical high voltage for all inputs	V <sub>DD</sub> /2	-	V
V <sub>IL</sub>	Input low level (Note 1)	Guaranteed input logical low voltage for all inputs	-	0.8	V
I <sub>IH</sub>	Input high current	$V_{IN} = V_{DD}$ (Note 3)	-	10	μА
I <sub>IL</sub>	Input low current	V <sub>IN</sub> = V <sub>SS</sub> (Note 3)	-	-10	μА
T <sub>OZH</sub>	Tristate high current	$V_O = V_{DD}$ (Note 3)	-	50	μА
l <sub>ozL</sub>	Tristate low current	$V_O = V_{SS}$ (Note 3)	-	-50	μΑ
IDD	Power supply current		-	5	mA

- 1. These input levels provide no guaranteed noise immunity and should only be static tested in a noise-free environment.
- 2. VDD =  $5V \pm 10\%$ , over full operating temperature range.
- 3. Guaranteed but not tested at low temperatures.

Table 6: DC Operating Characteristics

# MA2909/11

Time	
Minimum clock low time	15
Minimum clock high time	15

Table 7: Cycle Time and Clock Charcteristics

From Input	Υ	C <sub>n</sub> + 4
D <sub>t</sub>	35	40
S <sub>0</sub> , S <sub>1</sub>	30	35
OR <sub>i</sub>	20	30
C <sub>n</sub>	T	25
ZERO	35	40
OE LOW (enable) (Note 2)	25	
OE HIGH (disable) (Note 3)	25	-
Clock: S <sub>1</sub> S <sub>0</sub> = LH	40	45
Clock: S <sub>1</sub> S <sub>0</sub> = LL	40	45
Clock: S <sub>1</sub> S <sub>0</sub> = HL	50	45

From input	Set-up time	Hold Time
RE	10	10
Rı	10	7
PUP	20	5
FE	20	10
C <sub>n</sub>	15	5
Dı	20	0
OR	20	0
S <sub>0</sub> , S <sub>1</sub>	20	0
ZERO	25	0

Table 9: Guaranteed Set-up and Hol Times (all in ns)

#### Notes:

- 1. CL < 50pF
- 2. RL ≥ 680Ω
- 3. RL  $\geq$  680 $\Omega$ , measured 0.5V change in output level

Table 8: Maximum Combinational Propogation Delays

All times in ns across full voltage and temperature range. MIL-STD-883, method 5005, subgroups 9, 10 and 11.




Figure 2

# **PACKAGE OUTLINES**




Figure 3: 28-Lead Ceramic DIL (Solder Seal) - Package Style C

	1	Millimetres		i	Inches			
Ref	Min.	Nom.	Max.	Min.	Nom.	Max.		
A	-		2.97		-	0.117		
b	0.381	<del> </del>	0.482	0.015	-	0.019		
c	0.076	-	0.152	0.003	-	0.006		
D	18.08	•	18.49	0.712	-	0.728		
E	12.50		12.9	0.492	-	0.508		
2	9.45	-	9.85	0.372	-	0.388		
е	1.143	-	1.40	0.045	-	0.055		
L	8.00	•	9.27	0.315	-	0.365		
Q	0.66	•	-	0.026	-	-		
S	-	-	1.14	•		0.045		
_	<b>A</b> C							
-		L -		E2			e A	

Figure 3: 28-Lead Dual Flatpack (Solder Seal) - Package Style C

### ORDERING INFORMATION

