



LC74780, LC74780M

On-Screen Video Display Controllers for VCRs

Overview

The LC74780 and LC74780M are CMOS, video display controllers for superimposing text and low-level graphics onto an NTSC, PAL or PAL-M compatible television receiver. Up to 288, 12 × 18-pixel characters can be displayed under microprocessor control on a 24-character by 12-line display.

The LC74780 and LC74780M feature selectable pixel width and height, and 64 vertical and 64 horizontal display start positions. It also features a flashing enable bit for each character position.

The LC74780 and LC74780M operate from a 5V supply. The LC74780 is available in 24-pin DIPs, and the LC74780M, in 24-pin MFPs.


Features

- Complete text and graphics vide overlay circuitry.
- 128-character internal character generator ROM.
- 12 × 18-pixel characters.
- Three pixel widths and three pixel heights.
- Selectable background color.
 - 8 colors at 4f_{SC} (NTSC/PAL/PAL-M)
 - 4 colors at 2f_{SC} (NTSC)
- Built-in synchronization check and separation circuitry.
- Approximately 0.5 or 1 s period character flashing option.
- Screen blanking.
- NTSC, PAL and PAL-M format compatibility.
- 8-bit serial input format.
- 5V supply.
- 24-pin plastic DIP and 24-pin plastic MFP.

Package Dimensions


unit:mm

3067A-DIP24S



unit:mm

3045B-MFP24




■ Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.

■ SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

SANYO Electric Co.,Ltd. Semiconductor Company

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

Block Diagram



LC74780, 74780M

Pin Functions

Number	Name	Description
1	V _{SS1}	Ground
2	XIN	Internal sync signal crystal oscillator capacitor connections or external clock input (2f _{SC} or 4f _{SC}).
3	XOUT	
4	CTRL1	Clock input mode select. HIGH for external clock input mode, and LOW for crystal oscillator mode.
5	CSYNOUT	Composite synchronization signal output. During reset (RST LOW), crystal oscillator clock is output. No output for internal reset command.
6	OSCIN	LC oscillator input. LC circuit for pixel clock generation character output.
7	OSCOUT	LC oscillator output. LC circuit for pixel clock generation character output.
8	SYNC	External synchronization signal check output. HIGH when sync is detected. During reset (RST LOW), pixel clock is output. No output for internal reset command.
9	CS	Serial data input enable when LOW, with pull-up resistance (hysteresis input).
10	SCLK	Clock input for serial data input, with pull-up resistance (hysteresis input).
11	SIN	Serial data input, with pull-up resistance (hysteresis input).
12	V _{DD2}	Power supply for composite video image signal level modulation (for analog system).
13	CVOUT	Composite video image signal output.
14	NC	No connection.
15	CVIN	Composite video image signal input.
16	V _{DD1}	5V power supply for digital system.
17	SYNCIN	Synchronization separation circuit input. If internal sync separation circuit is not used, use SYNCIN to input an external horizontal or composite synchronization signal.
18	SEPC	Synchronization separation circuit modulator capacitor connection. Leave open if not used.
19	SEPOUT	Composite synchronization separation circuit output. Outputs SYNCIN signal if internal sync separation is not used.
20	SEPIN	Vertical synchronization signal input. Tie to V _{DD1} if not used.
21	CTRL2	NTSC/PAL/PAL-M sync signal generation method select input. PAL-M when HIGH. NTSC/PAL/PAL-M selected by command when LOW.
22	CTRL3	SEPIN input control. VSYNC input signal when LOW, and not input when HIGH.
23	RST	System reset input, with pull-up resistance (hysteresis input).
24	V _{DD1}	5V power supply for digital system.

Specifications


Absolute Maximum Ratings at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
V _{DD1} and V _{DD2} supply voltage	V _{DD} max		V _{SS} -0.3 to V _{SS} +7.0	V
Input voltage range for all inputs	V _{IN} max		V _{SS} -0.3 to V _{DD} +0.3	V
CSYNOUT, SYNC and SEPOUT output voltage	V _{OUT} max		V _{SS} -0.3 to V _{DD} +0.3	V
Allowable power dissipation	P _D max	Ta=25°C	350	mW
Operating temperature	Topr		-30 to +70	°C
Storage temperature	Tstg		-40 to +125	°C

Allowable Operating Ranges at Ta = -30 to +70°C

Parameter	Symbol	Conditions	Ratings	Unit
Logic supply voltage	V _{DD1}		5.0	V
Analog supply voltage	V _{DD2}		5.0	V
Logic supply voltage range	V _{DD1}		4.5 to 5.5	V
Analog supply voltage range	V _{DD2}		4.5 to 1.27V _{DD1}	V

Pin Assignment



LC74780, 74780M

Electrical Characteristics at $T_a = -30$ to $+70^\circ\text{C}$, $V_{DD1} = 5\text{V}$, unless otherwise noted

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
V_{DD1} logic supply current	I_{DD1}	All outputs open, 7.159MHz crystal oscillator, 8MHz LC oscillator			15	mA
V_{DD2} analog supply current	I_{DD2}	$V_{DD2}=5\text{V}$			20	mA
CVIN input leakage current	I_{leak1}				1	μA
CVOUT output leakage current	I_{leak2}				1	μA
CTRL1, CTRL2, CTRL3 and OSCIN LOW-level input current	I_{IL}	$V_{IN}=V_{SS1}$	-1			μA
RST, CS, SIN, SCLK, CTRL1, SEPIN, CTRL2 and CTRL3 HIGH-level input current	I_{IH}	$V_{IN}=V_{DD1}$			1	μA
RST, CS, SIN and SCLK LOW-level input voltage	V_{IL1}		$V_{SS}-0.3$		$0.2V_{DD1}$	V
CTRL1, CTRL2, CTRL3 and SEPIN LOW-level input voltage	V_{IL2}		$V_{SS}-0.3$		$0.3V_{DD1}$	V
RST, CS, SIN and SCLK HIGH-level input voltage	V_{IH1}		$0.8V_{DD1}$		$V_{DD1}+0.3$	V
CTRL1, CTRL2, CTRL3 and SEPIN HIGH-level input voltage	V_{IH2}		$0.7V_{DD1}$		$V_{DD1}+0.3$	V
CVIN composite video input voltage	V_{IN1}			2.0		V_{P-P}
SYNCIN composite video input voltage	V_{IN2}			2.0	2.5	V_{P-P}
XIN input voltage	V_{IN3}	External clock input, $f_{IN}=2f_{SC}$ or $4f_{SC}$	0.20		5.0	V_{P-P}
CSYNOUT, SYNC and SEPOUT LOW-level output voltage	V_{OL1}	$V_{DD1}=4.5\text{V}$, $I_{OL}=1.0\text{mA}$			1.0	V
CSYNOUT, SYNC and SEPOUT HIGH-level output voltage	V_{OH1}	$V_{DD1}=4.5\text{V}$, $I_{OH}=-1.0\text{mA}$	3.5			V
CVOUT sync voltage	V_{SN}	See note 1	0.70	0.82	0.94	V
		See note 2	0.95	1.07	1.19	V
CVOUT pedestal voltage	V_{PD}	See note 1.	1.30	1.42	1.54	V
		See note 2.	1.54	1.66	1.78	V
CVOUT LOW-level color burst voltage	V_{CBL}	See note 1.	1.00	1.12	1.24	V
		See note 2.	1.25	1.37	1.49	V
CVOUT HIGH-level color burst voltage	V_{CBH}	See note 1.	1.62	1.74	1.86	V
		See note 2.	1.85	1.97	2.09	V
CVOUT LOW-level background color voltage	V_{RSL}	See note 1.	1.45	1.57	1.69	V
		See note 2.	1.69	1.81	1.93	V
CVOUT HIGH-level background color voltage	V_{RSH}	See note 1.	1.98	2.10	2.22	V
		See note 2.	2.21	2.33	2.45	V
CVOUT border voltage	V_{BK}	See note 1.	1.52	1.64	1.76	V
		See note 2.	1.66	1.78	1.90	V
CVOUT character voltage	V_{CHA}	See note 1.	2.63	2.75	2.87	V
		See note 2.	2.79	2.91	3.03	V
RST, CS, SIN and SCLK pull-up resistance	R_{PU}	Depends on optional settings at pins	25	50	90	$\text{K}\Omega$
XIN and XOUT oscillator frequency	f_{OSC1}	NTSC ($2f_{SC}$)		7.159		MHz
		NTSC ($4f_{SC}$)		14.318		MHz
		PAL ($4f_{SC}$)		17.734		MHz
		PAL-M ($4f_{SC}$)		14.302		MHz
OSCIN and OSCOUT oscillator frequency	f_{OSC2}	LC oscillator	5		10	MHz


Notes

1. CV_{OUT} at $V_{DD1}=V_{DD2}=5.0\text{V}$, 0.8V sync level
2. CV_{OUT} at $V_{DD1}=V_{DD2}=5.0\text{V}$, 1.0V sync level

Timing Characteristics at $T_a = -30$ to $+70^\circ\text{C}$, $V_{DD1} = 5 \pm 0.5\text{V}$

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
SCLK input pulsewidth	$t_W(\text{SCLK})$		200			ns
CS HIGH-level input pulsewidth	$t_W(\text{CS})$		1			μs
CS input setup time	$t_{SU}(\text{CS})$		200			ns
SIN data input setup time	$t_{SU}(\text{SIN})$		200			ns
CS input hold time	$t_H(\text{CS})$		2			μs
SIN data input hold time	$t_H(\text{SIN})$		200			ns
8-bit data word write time	$t_W(\text{WORD})$		4.2			μs
RAM data write time	t_{WT}		1			μs

Serial Data Input Timing



Display Control Features and Characteristics

Display Control Command Structure

The display control commands, COMMAND0 to COMMAND7, are shifted in 8-bit serial units. The first byte of a command consists of an identification code and data. The second byte consists of data only. Once the command identification code in byte 1 has been written, it is saved until

the next time the first byte is written. If COMMAND1 is written, the display character write mode begins and the first byte does not change. When $\overline{CS}$ is HIGH, COMMAND0 is set.

Display Control Command Data

Command	First byte								Second byte							
	Command code				Data or register storing data				Data or register storing data							
	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
COMMAND0 Display memory (VRAM) write address setting command	1	0	0	0	V3	V2	V1	V0	0	0	0	H4	H3	H2	H1	H0
COMMAND1 Display character data write command	1	0	0	1	0	0	0	0	at	C6	C5	C4	C3	C2	C1	C0
COMMAND2 Vertical display position and character size setting command	1	0	1	0	VS21	VS20	VS11	VS10	0	FS	VP5	VP4	VP3	VP2	VP1	VP0
COMMAND3 Horizontal display position and character size setting command	1	0	1	1	HS21	HS20	HS11	HS10	0	LC	HP5	HP4	HP3	HP2	HP1	HP0
COMMAND4 Display control setting command	1	1	0	0	TST MOD	RAM ERS	OSC STP	SYS RST	0	BLK2	BLK1	BLK0	BK1	BK0	RV	DSP ON
COMMAND5 Display control setting command	1	1	0	1	NP1	NP0	NON	INT	0	0	0	BCL	CB	PH2	PH1	PH0
COMMAND6 Synchronization signal control setting command	1	1	1	0	MOD1	MOD0	DIS LIN	MUT	0	RN2	RN1	RN0	SN3	SN2	SN1	SN0
COMMAND7 Display control setting command	1	1	1	1	EX1	PD1	EX0	PD0								

COMMAND0: Display Memory Write Address Setting Command

COMMAND0: first byte

DA0 to DA7	Register name	Register Contents		Remarks
		Status	Function	
0	V0	0	Display memory line address 0 to BH	
		1		
1	V1	0		
		1		
2	V2	0		
		1		
3	V3	0		
		1		
4		0	COMMAND0 identification code	
5		0		
6		0		
7		1		

COMMAND0: second byte

DA0 to DA7	Register name	Register Contents		Remarks
		Status	Function	
0	H0	0	Display memory address 0 to 17H	
		1		
1	H1	0		
		1		
2	H2	0		
		1		
3	H3	0		
		1		
4	H4	0		
		1		
5		0	Second byte identification bit	
6		0		
7		0		

Note

On system reset with $\overline{\text{RST}}$, the status of all registers is set to 0.

COMMAND1: Display Character Data Write Command

COMMAND1: first byte

DA0 to DA7	Register name	Register Contents		Remarks
		Status	Function	
0		0	COMMAND1 identification code	After command is input, display character data write mode is set until CS is set HIGH
1		0		
2		0		
3		0		
4		1		
5		0		
6		0		
7		1		

COMMAND1: second byte

DA0 to DA7	Register name	Register Contents		Remarks
		Status	Function	
0	C0	0	Character code 0 to 7FH	
		1		
1	C1	0		
		1		
2	C2	0		
		1		
3	C3	0		
		1		
4	C4	0		
		1		
5	C5	0		
		1		
6	C6	0		
		1		
7	at	0	Character attribute OFF	
		1	Character attribute ON	

Note


On system reset with $\overline{\text{RST}}$, the status of all registers is set to 0.

COMMAND2: Vertical Display Position and Character Size Setting Command

COMMAND2: first byte

DA0 to DA7	Register name	Register Contents				Remarks									
		Status	Function												
0	VS10	0	<table><tr><td>VS11</td><td>VS10</td><td>Height</td></tr><tr><td>0</td><td>0</td><td>1H/pixel</td></tr><tr><td>0</td><td>1</td><td>2H/pixel</td></tr></table>			VS11	VS10	Height	0	0	1H/pixel	0	1	2H/pixel	First line vertical character size
		VS11	VS10	Height											
		0	0	1H/pixel											
0	1	2H/pixel													
1	<table><tr><td>0</td><td>1</td><td>2H/pixel</td></tr><tr><td>1</td><td>0</td><td>3H/pixel</td></tr><tr><td>1</td><td>1</td><td>1H/pixel</td></tr></table>			0	1	2H/pixel	1	0	3H/pixel	1	1	1H/pixel			
0	1	2H/pixel													
1	0	3H/pixel													
1	1	1H/pixel													
1	VS11	0	<table><tr><td>1</td><td>0</td><td>3H/pixel</td></tr><tr><td>1</td><td>1</td><td>1H/pixel</td></tr></table>			1	0	3H/pixel	1	1	1H/pixel				
1	0	3H/pixel													
1	1	1H/pixel													
2	VS20	0	<table><tr><td>VS21</td><td>VS20</td><td>Height</td></tr><tr><td>0</td><td>0</td><td>1H/pixel</td></tr><tr><td>0</td><td>1</td><td>2H/pixel</td></tr></table>			VS21	VS20	Height	0	0	1H/pixel	0	1	2H/pixel	Second line vertical character size
		VS21	VS20	Height											
		0	0	1H/pixel											
0	1	2H/pixel													
1	<table><tr><td>0</td><td>1</td><td>2H/pixel</td></tr><tr><td>1</td><td>0</td><td>3H/pixel</td></tr><tr><td>1</td><td>1</td><td>1H/pixel</td></tr></table>			0	1	2H/pixel	1	0	3H/pixel	1	1	1H/pixel			
0	1	2H/pixel													
1	0	3H/pixel													
1	1	1H/pixel													
3	VS21	0	<table><tr><td>1</td><td>0</td><td>3H/pixel</td></tr><tr><td>1</td><td>1</td><td>1H/pixel</td></tr></table>			1	0	3H/pixel	1	1	1H/pixel				
1	0	3H/pixel													
1	1	1H/pixel													
4		0	COMMAND2 identification code												
5		1													
6		0													
7		1													

COMMAND2: second byte

DA0 to DA7	Register name	Register Contents		Remarks
		Status	Function	
0	VP0 (LSB)	0	Initial vertical coordinate position determined by $VS = H \times \left(2 \sum_{n=0}^5 2^n VP_n \right)$ where H is the horizontal synchronization pulse period 	The initial vertical coordinate position is set in 6 bits, VP0 to VP5, where the LSB, VP0, corresponds to 2H.
		1		
1	VP1	0		
		1		
2	VP2	0		
		1		
3	VP3	0		
		1		
4	VP4	0		
		1		
5	VP5 (MSB)	0		
		1		
6	FS	0	2f _{SC} crystal oscillator frequency	
		1	4f _{SC} crystal oscillator frequency	
7		0	Second byte identification bit	

Note

On system reset with $\overline{RST}$, the status of all registers is set to 0.

COMMAND3: Horizontal Display Position and Character Size Setting Command

COMMAND3: first byte

DA0 to DA7	Register name	Register Contents				Remarks														
		Status	Function																	
0	HS10	0	<table><tr><th>HS11</th><th>HS10</th><th>Width</th></tr><tr><td>0</td><td>0</td><td>1T_C/pixel</td></tr><tr><td>0</td><td>1</td><td>2T_C/pixel</td></tr><tr><td>1</td><td>0</td><td>3T_C/pixel</td></tr><tr><td>1</td><td>1</td><td>1T_C/pixel</td></tr></table>			HS11	HS10	Width	0	0	1T _C /pixel	0	1	2T _C /pixel	1	0	3T _C /pixel	1	1	1T _C /pixel
		HS11				HS10	Width													
0	0	1T _C /pixel																		
0	1	2T _C /pixel																		
1	0	3T _C /pixel																		
1	1	1T _C /pixel																		
1																				
1	HS11	0																		
		1																		
2	HS20	0	<table><tr><th>HS21</th><th>HS20</th><th>Width</th></tr><tr><td>0</td><td>0</td><td>1T_C/pixel</td></tr><tr><td>0</td><td>1</td><td>2T_C/pixel</td></tr><tr><td>1</td><td>0</td><td>3T_C/pixel</td></tr><tr><td>1</td><td>1</td><td>1T_C/pixel</td></tr></table>			HS21	HS20	Width	0	0	1T _C /pixel	0	1	2T _C /pixel	1	0	3T _C /pixel	1	1	1T _C /pixel
		HS21				HS20	Width													
0	0	1T _C /pixel																		
0	1	2T _C /pixel																		
1	0	3T _C /pixel																		
1	1	1T _C /pixel																		
1																				
3	HS21	0																		
		1																		
4		1	COMMAND3 identification code																	
5		1																		
6		0																		
7		1																		

LC74780, 74780M

COMMAND3: second byte

DA0 to DA7	Register name	Register Contents		Remarks
		Status	Function	
0	HP0 (LSB)	0	The initial horizontal coordinate position is given by $HS = T_C \times \left(2 \sum_{n=0}^5 2^n HP_n \right)$ where T_C is the OSCIN and OSCOUT operation mode oscillation period	The initial horizontal coordinate position is set in 6 bits, HP0 to HP5, where the LSB, HP0, corresponds to $2T_C$
		1		
1	HP1	0		
		1		
2	HP2	0		
		1		
3	HP3	0		
		1		
4	HP4	0		
		1		
5	HP5 (MSB)	0		
		1		
6	LC	0	LC oscillator dot clock	Selects the dot clock used for the character display transverse direction
		1	Crystal oscillator dot clock	
7		0	Second byte identification bit	

Note

On system reset with $\overline{RST}$, the status of all registers is set to 0.

COMMAND4: Display Control Setting Command

COMMAND4: first byte

DA0 to DA7	Register name	Register Contents		Remarks
		Status	Function	
0	SYSRST	0	Resets all registers and turns the display OFF	A system reset also occurs when CS goes LOW
		1		
1	OSCSTP	0	Crystal and LC oscillator stop disable	External sync mode character display
		1	Crystal and LC oscillator circuitry stop enable	
2	RAMERS	0	Erases display RAM (set to 7FH)	Approximately 500 μ s are required to erase RAM (with display OFF)
		1		
3	TSTMOD	0	Normal operating mode	Test mode should not be selected during normal operation
		1	Test mode	
4		0	COMMAND4 identification code	
5		0		
6		1		
7		1		

COMMAND4: second byte

DA0 to DA7	Register name	Register Contents				Remarks															
		Status	Function																		
0	DSPON	0	Character display OFF																		
		1	Character display ON																		
1	RV	0	Reverse characters OFF																		
		1	Reverse characters ON																		
2	BK0	0	Blinking OFF			When blinking inverse characters, characters alternate between normal and inverse															
		1	Blinking ON																		
3	BK1	0	Blinking period approximately 0.5 s			Selects blinking period															
		1	Blinking period approximately 1.0 s																		
4	BLK0	0	<table><tr><td>BLK1</td><td>BLK0</td><td>Blanking select</td></tr><tr><td>0</td><td>0</td><td>Blanking OFF</td></tr><tr><td>0</td><td>1</td><td>Character size</td></tr><tr><td>1</td><td>0</td><td>Border size</td></tr><tr><td>1</td><td>1</td><td>Full size</td></tr></table>			BLK1	BLK0	Blanking select	0	0	Blanking OFF	0	1	Character size	1	0	Border size	1	1	Full size	Selects the blanking area size
		BLK1				BLK0	Blanking select														
0	0	Blanking OFF																			
0	1	Character size																			
1	0	Border size																			
1	1	Full size																			
1																					
5	BLK1	0	<table><tr><td>1</td><td>0</td><td>Border size</td></tr><tr><td>1</td><td>1</td><td>Full size</td></tr></table>			1	0	Border size	1	1	Full size										
		1				0	Border size														
1	1	Full size																			
1																					
6	BLK2	0	Character display			Full size selection															
		1	Video display																		
7		0	Second byte identification bit																		

Note

On system reset with $\overline{RST}$, the status of all registers is set to 0.


LC74780, 74780M

COMMAND5: Display Control Setting Command

COMMAND5: first byte

DA0 to DA7	Register name	Register Contents				Remarks															
		Status	Function																		
0	INT	0	External synchronization			Switches between external and internal synchronization															
		1	Internal synchronization																		
1	NON	0	Interfaced			Switches between interlaced and non-interlaced															
		1	Non-interfaced																		
2	NP0	0	<table><tr><td>NP1</td><td>NP0</td><td>Mode select</td></tr><tr><td>0</td><td>0</td><td>NTSC</td></tr><tr><td>0</td><td>1</td><td>PAL-M</td></tr><tr><td>1</td><td>0</td><td>PAL</td></tr><tr><td>1</td><td>1</td><td>NTSC</td></tr></table>			NP1	NP0	Mode select	0	0	NTSC	0	1	PAL-M	1	0	PAL	1	1	NTSC	Switches between NTSC, PAL and PAL-M modes
		NP1				NP0	Mode select														
0	0	NTSC																			
0	1	PAL-M																			
1	0	PAL																			
1	1	NTSC																			
1																					
3	NP1	0																			
		1																			
4		1	COMMAND5 identification code																		
5		0																			
6		1																			
7		1																			

COMMAND5: second byte

DA0 to DA7	Register name	Register Contents						Remarks	
		Status	Function						
0	PH0	0	PH2	PH1	PH0	Background color phase		PAL color burst, background color phase diagram 	
		1				NTSC	PAL		
1	PH1	0	0	0	In phase*	In phase			
		0	0	1	3pi/2*	mp/2			
		0	1	0	pi*	pm			
		0	1	1	3pi/4	pm3pi/4			
		1	0	0	pi/4	pmpi/4			
		1	0	1	7pi/4	mp/4			
2	PH2	0	1	0	1	5pi/4	mp3pi/4		
		1	1	1					
* NTSC at 2fsc									
3	CB	0	Color burst signal is output						Applies when BCL=1
		1	Color burst signal output is halted						
4	BCL	0	Background color present						Applies for internal synchronization only
		1	Background color not present (background level only is set)						
5		0							
6		0							
7		0	Second byte identification bit						

Note

On system reset with $\overline{\text{RST}}$, the status of all registers is set to 0.

COMMAND6: Synchronization Signal Control Setting Command

COMMAND6: first byte

DA0 to DA7	Register name	Register Contents		Remarks
		Status	Function	
0	MUT	0	Normal output	Switches CVOUT
		1	CVIN is cut and CVOUT is fixed at the pedestal level	
1	DISLIN	0	12 lines	Selects the number of display lines
		1	10 lines	
2	MOD0	0	Composite sync signal	Switches CSYNOUT
		1	Character and border OR-signal output	
3	MOD1	0	Composite synchronization separation signal	Switches SEPOUT
		1	HIGH-level output for internal sync	
4		0	COMMAND6 identification code	
5		1		
6		1		
7		1		

COMMAND6: second byte

DA0 to DA7	Register name	Register Contents					Remarks																														
		Status	Function																																		
0	SN0	0	<table><tr><th>SN3</th><th>SN2</th><th>SN1</th><th>SN0</th><th>Detection frequency</th></tr><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>No detection</td></tr><tr><td>0</td><td>0</td><td>0</td><td>1</td><td>32 times</td></tr><tr><td>0</td><td>0</td><td>1</td><td>0</td><td>64 times</td></tr><tr><td>0</td><td>1</td><td>0</td><td>0</td><td>128 times</td></tr><tr><td>1</td><td>0</td><td>0</td><td>0</td><td>256 times</td></tr></table>					SN3	SN2	SN1	SN0	Detection frequency	0	0	0	0	No detection	0	0	0	1	32 times	0	0	1	0	64 times	0	1	0	0	128 times	1	0	0	0	256 times
		SN3						SN2	SN1	SN0	Detection frequency																										
0	0	0						0	No detection																												
0	0	0						1	32 times																												
0	0	1						0	64 times																												
0	1	0						0	128 times																												
1	0	0						0	256 times																												
1																																					
1	SN1	0																																			
		1																																			
2	SN2	0																																			
		1																																			
3	SN3	0																																			
		1																																			
4	RN0	0	<table><tr><th>RN2</th><th>RN1</th><th>RN0</th><th>Detection frequency</th></tr><tr><td>0</td><td>0</td><td>0</td><td>0 times</td></tr><tr><td>0</td><td>0</td><td>1</td><td>4 times</td></tr><tr><td>0</td><td>1</td><td>0</td><td>8 times</td></tr><tr><td>1</td><td>0</td><td>0</td><td>16 times</td></tr></table>					RN2	RN1	RN0	Detection frequency	0	0	0	0 times	0	0	1	4 times	0	1	0	8 times	1	0	0	16 times										
		RN2						RN1	RN0	Detection frequency																											
0	0	0						0 times																													
0	0	1						4 times																													
0	1	0						8 times																													
1	0	0						16 times																													
1																																					
5	RN1	0																																			
		1																																			
6	RN2	0																																			
		1																																			
7		0	Second byte identification bit																																		

Note

On system reset with $\overline{RST}$, the status of all registers is set to 0.

COMMAND7: Display Control Setting Command

COMMAND7: first byte

DA0 to DA7	Register name	Register Contents		Remarks
		Status	Function	
0	PD0	0	LOW-level output	
		1	HIGH-level output	
1	EX0	0	MODE0 settings output	Switches CSYNOUT
		1	PORT DATA0 settings output	
2	PD1	0	LOW-level output	
		1	HIGH-level output	
3	EX1	0	MODE1 settings output	Switches SEPOUT
		1	PORT DATA1 settings output	
4		1	COMMAND7 identification code	
5		1		
6		1		
7		1		


Note

On system reset with $\overline{RST}$, the status of all registers is set to 0.

Display Configuration


The display is 24 characters by 12 rows large. Up to 288 characters can be displayed, unless the character size is expanded. The display memory address is set as a row address in the range 0 to 11 and a column address in the range 0 to 23.

dress in the range 0 to 11 and a column address in the range 0 to 23.



Composite Video Output


CVOUT Output Waveform ($V_{DD2}=5.00V$)



Output voltage level	Symbol	Output voltage at 0.8V sync (V)	Output voltage at 1.0V sync (V)
Character	VCHA	2.75	2.91
HIGH-level background color	VRSH	2.10	2.33
HIGH-level color burst	VCBH	1.74	1.97
LOW-level background color	VRSL	1.57	1.81
Border	VBK	1.64	1.78
Pedestal	VPD	1.42	1.66
LOW-level color burst	VCBL	1.12	1.37
Sync	VSN	0.82	1.07

Note

$V_{DD2}=5.00V$

- 
- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
 - SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
 - In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
 - No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
 - Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
 - Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of October, 2001. Specifications and information herein are subject to change without notice.