

74AC/ACT11323

8-Input Universal Shift/Storage Register with Synchronous Reset and Common I/O Pins

Objective Specification

ACL Products

FEATURES

- Multiplexed 3-State I/O ports for bus-oriented applications
- Additional Serial Inputs and outputs for expansion
- Four operating modes: Shift Left, Shift Right, Load, and Store
- Output capability: $\pm 24\text{mA}$
- CMOS (AC) and TTL (ACT) voltage level inputs
- 50Ω incident wave switching
- Center-pin V_{CC} and ground configuration to minimize high-speed switching noise
- I_{CC} category: MSI

DESCRIPTION

The 74AC/ACT11323 high-performance CMOS devices combine very high speed and high output drive comparable to the most advanced TTL families.

The AC/ACT11323 is an 8-bit universal shift/storage register with 3-State outputs. Its function is similar to the 74AC/ACT11299 with the exception of the synchronous Reset. Parallel load inputs and flip-flop outputs are multiplexed to minimize pin counts. Separate serial inputs

GENERAL INFORMATION

SYMBOL	PARAMETER	CONDITIONS $T_A = 25^\circ\text{C}; \text{GND} = 0\text{V};$ $V_{CC} = 5.0\text{V}$	TYPICAL		UNIT
			AC	ACT	
t_{PLH}/t_{PHL}	Propagation delay CP to I/O _n	$C_L = 50\text{pF}$	7.5	9.0	ns
C_{PD}	Power dissipation capacitance per flip-flop ¹	$f = 1\text{MHz};$ $C_L = 50\text{pF}$	Enabled: 232 Disabled: 50	232	pF
C_{IN}	Input capacitance	$V_I = 0\text{V}$ or V_{CC}	4.0	4.0	pF
C_O	Output capacitance	$V_O = 0\text{V}$ or V_{CC} ; Disabled	10	10	pF
C_{IO}	I/O capacitance	$V_{IO} = 0\text{V}$ or V_{CC} ; Disabled	12	12	pF
I_{LATCH}	Latch-up current	Per Jeduc Jc40.2 Standard 17	500	500	mA
f_{MAX}	Maximum clock frequency, CP to I/O _n	$C_L = 50\text{pF}$	140	65	MHz

Note:

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

f_i = input frequency in MHz, C_L = output load capacitance in pF,


f_o = output frequency in MHz, V_{CC} = supply voltage in V,

$\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs


ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	ORDER CODE
24-pin plastic DIP (300mil-wide)	-40°C to +85°C	74AC11323N 74ACT11323N
24-pin plastic SO (300mil-wide)	-40°C to +85°C	74AC11323D 74ACT11323D


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



8-Input Universal Shift/Storage Register with Synchronous Reset and Common I/O Pins

74AC/ACT11323

and outputs are provided for flip-flops Q_0 and Q_7 , to allow easy serial cascading. Four modes of operation are possible: hold (store), shift left, shift right, and load data.

The AC/ACT11323 contains eight edge-triggered D-type flip-flops and the interstage logic necessary to perform synchronous shift left, shift right, parallel load and hold operations. The type of operation is determined by S_0 and S_1 , as shown

in the Mode Select Table. All flip-flop outputs are brought out through 3-State buffers to separate I/O pins that also serve as data inputs in the parallel load mode. Q_0 and Q_7 are also brought out on other pins for expansion in serial shifting of longer words.

A Low signal on \overline{SR} overrides the Select inputs and resets the flip-flops on the next rising edge of CP. All other state changes are initiated by the rising edge of the

clock. Inputs can change when the clock is in either state provided only that the recommended setup and hold times, relative to the rising edge of CP, are observed.

A High signal on either \overline{OE}_1 or \overline{OE}_2 disables the 3-State buffers and puts the I/O pins in the high-impedance state. In this condition the shift, hold, load and reset operations can still occur. The 3-State buffers are also disabled by High signals on both S_0 and S_1 in preparation for a parallel load operation.

PIN DESCRIPTION

PIN NUMBER	SYMBOL	NAME AND FUNCTION
15	CP	Clock input
17	D_{SL}	Serial data input for left shift
16	D_{SR}	Serial data input for right shift
23, 22	S_0, S_1	Mode select inputs
14	\overline{SR}	Synchronous master reset input (active-Low)
21, 20	$\overline{OE}_1, \overline{OE}_2$	Output enable inputs (active-Low)
1, 2, 3, 4, 9, 10, 11, 12	I/O ₀ - I/O ₇	Data inputs/outputs
24, 13	Q_0, Q_7	Serial outputs
5, 6, 7, 8	GND	Ground (0V)
18, 19	V_{CC}	Positive supply voltage

MODE SELECT TABLE

INPUTS					OPERATING MODE
\overline{SR}	\overline{OE}_n	S_0	S_1	CP	
L	L	X	X	↑	Synchronous Reset; $Q_0 - Q_7 = \text{Low}$
H	L	H	H	↑	Parallel Load; I/O _n → Q_n
H	L	L	H	↑	Shift Right; $D_{SR} \rightarrow Q_0, Q_0 \rightarrow Q_1$, etc.
H	L	H	L	↑	Shift Left; $D_{SL} \rightarrow Q_7, Q_7 \rightarrow Q_6$, etc.
H	L	L	L	X	Hold
X	H	X	X	X	Outputs Disabled

H = High voltage level

L = Low voltage levels

X = Don't Care

↑ = Low-to-High clock transition

8-Input Universal Shift/Storage Register with Synchronous Reset and Common I/O Pins

74AC/ACT11323

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	74AC11323			74ACT11323			UNIT
		Min	Nom	Max	Min	Nom	Max	
V_{CC}	DC supply voltage	3.0 ¹	5.0	5.5	4.5	5.0	5.5	V
V_I	Input voltage	0		V_{CC}	0		V_{CC}	V
V_O	Output voltage	0		V_{CC}	0		V_{CC}	V
$\Delta V/\Delta v$	Input transition rise or fall rate	0		10	0		10	ns/V
T_A	Operating free-air temperature	-40		+85	-40		+85	°C

NOTE:

- No electrical or switching characteristics are specified at $V_{CC} < 3V$. Operation between 2V and 3V is not recommended, but within that range, a device output will maintain a previously established logic state.

ABSOLUTE MAXIMUM RATINGS¹

SYMBOL	PARAMETER	TEST CONDITIONS	RATING	UNIT
V_{CC}	DC supply voltage		-0.5 to +7.0	V
I_{IK} or V_I	DC input diode current ²	$V_I < 0$	-20	mA
		$V_I > V_{CC}$	20	
	DC input voltage		-0.5 to $V_{CC} + 0.5$	V
I_{OK} or V_O	DC output diode current ²	$V_O < 0$	-50	mA
		$V_O > V_{CC}$	50	
	DC output voltage		-0.5 to $V_{CC} + 0.5$	V
I_O	DC output source or sink current per output pin	$V_O = 0$ to V_{CC}	±50	mA
I_{CC} or I_{GND}	DC V_{CC} current		±250	mA
	DC ground current		±250	
T_{STG}	Storage temperature		-65 to 150	°C
P_{TOT}	Power dissipation per package Plastic DIP	Above 70°C: derate linearly by 8mW/K	500	mW
	Power dissipation per package Plastic surface mount (SO)	Above 70°C: derate linearly by 6mW/K	400	mW

NOTES:

- Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

8-Input Universal Shift/Storage Register with Synchronous Reset and Common I/O Pins

74AC/ACT11323

DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	V _{CC} V	74AC11323				74ACT11323				UNIT	
				T _A = +25°C		T _A = -40°C to +85°C		T _A = +25°C		T _A = -40°C to +85°C			
				Min	Max	Min	Max	Min	Max	Min	Max		
V _{IH}	High-level input voltage		3.0	2.10		2.10						V	
			4.5	3.15		3.15		2.0		2.0			
			5.5	3.85		3.85		2.0		2.0			
V _{IL}	Low-level input voltage		3.0		0.90		0.90					V	
			4.5		1.35		1.35		0.8		0.8		
			5.5		1.65		1.65		0.8		0.8		
V _{OH}	High-level output voltage	V _I = V _{IL} or V _{IH}	I _{OH} = -50μA	3.0	2.9		2.9					V	
				4.5	4.4		4.4		4.4		4.4		
				5.5	5.4		5.4		5.4		5.4		
			I _{OH} = -4mA	3.0	2.58		2.48						
				4.5	3.94		3.8		3.94		3.8		
				5.5	4.94		4.8		4.94		4.8		
I _{OH} = -75mA ¹	5.5			3.85				3.85					
V _{OL}	Low-level output voltage	V _I = V _{IL} or V _{IH}	I _{OL} = 50μA	3.0		0.1		0.1				V	
				4.5		0.1		0.1		0.1			0.1
				5.5		0.1		0.1		0.1			0.1
			I _{OL} = 12mA	3.0		0.36		0.44					
				4.5		0.36		0.44		0.36			0.44
				5.5		0.36		0.44		0.36			0.44
I _{OL} = 75mA ¹	5.5				1.65				1.65				
I _I	Input leakage current	V _I = V _{CC} or GND	5.5		±0.1		±1.0		±0.1		±1.0	μA	
I _{OZ}	3-State output off-state current	V _I = V _{IL} or V _{IH} V _O = V _{CC} or GND	5.5		±0.5		±5.0		±0.5		±5.0	μA	
I _{CC}	Quiescent supply current	V _I = V _{CC} or GND, I _O = 0	5.5		8.0		80		8.0		80	μA	
ΔI _{CC}	Supply current, TTL inputs High ²	One input at 3.4V, other inputs at V _{CC} or GND	5.5						0.9		1.0	mA	

NOTES:

- Not more than one output should be tested at a time, and the duration of the test should not exceed 10ms.
- This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0V or V_{CC}.