

54LS173 Flip-Flop

Quad D-Type Flip-Flop with 3-State Outputs

Product Specification

Military Logic Products

FEATURES

- Edge-triggered D-type register
- Gated input enable for hold "do nothing" mode
- 3-State output buffers
- Gated output enable control
- Pin compatible with the 8T10 and DM8551

DESCRIPTION

The 54LS173 is a 4-bit parallel load register with clock enable control, 3-State buffered outputs and master reset. When the two Clock Enable (E_1 and E_2) inputs are Low, the data on the D inputs is loaded into

the register synchronously with the Low-to-High Clock (CP) transition. When one or both E inputs are High one setup time before the Low-to-High clock transition, the register will retain the previous data. Data inputs and Clock Enable inputs are fully edge triggered and must be stable only one setup time before the Low-to-High clock transition.

The Master Reset (MR) is an active High asynchronous input. When the MR is High, all four flip-flops are reset (cleared) independently of any other input condition.

The 3-State output buffers are controlled by a 2-input NOR gate. When both Output

Enable (OE_1 and OE_2) inputs are Low, the data in the register is presented at the Q outputs. When one or both OE inputs is High, the outputs are forced to a High impedance "off" state. The 3-State output buffers are completely independent of the register operation; the OE transition does not affect the clock and reset operations.

ORDERING INFORMATION


DESCRIPTION	ORDER CODE
16-Pin Ceramic DIP	54LS173/BEA
16-Pin Ceramic FlatPack	54LS173/BFA
16-Pin Ceramic LLCC	54LS173/B2A

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	54LS
All	Inputs	1LSUL
All	Outputs	30LSUL

NOTE: Where a 54LS Unit Load (LSUL) is $20\mu\text{A } I_{IH}$ and $-0.4\text{mA } I_{IL}$.

PIN CONFIGURATION




LOGIC SYMBOL



Flip-Flops

54LS173

LOGIC DIAGRAM



MODE SELECT — FUNCTION TABLE

REGISTER OPERATING MODES	INPUTS					OUTPUTS
	MR	CP	E ₁	E ₂	D _n	Q _n (Register)
Reset (clear)	H	X	X	X	X	L
Parallel load	L	↑	l	l	l	L
	L	↑	l	l	h	H
Hold (no change)	L	X	h	X	X	q _n
	L	X	X	h	X	q _n

3-STATE BUFFER OPERATING MODES	INPUTS			OUTPUTS	
	Q _n (Register)		OE ₁	OE ₂	Q ₀ , Q ₁ , Q ₂ , Q ₃
Read	L	L	L	L	L
	H	L	L	L	H
Disabled	X	H	X	X	(Z)
	X	X	H	H	(Z)

- H = High voltage level
- h = High voltage level one setup time prior to the Low-to-High clock transition
- L = Low voltage level
- l = Low voltage level one setup time prior to the Low-to-High clock transition
- q_n = Lower case letters indicate the state of the referenced input (or output) on setup time prior to the Low-to-High clock transition
- X = Don't care
- (Z) = High impedance "off" state
- ↑ = Low-to-High clock transition

Flip-Flops

54LS173

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	7.0	V
V _I	Input voltage range	-0.5 to +7.0	V
I _I	Input current range	-30 to +1	mA
V _O	Voltage applied to output in High output state range	-0.5 to +V _{CC}	V
T _{STG}	Storage temperature range	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Nom	Max	
V _{CC}	Supply voltage	4.5	5.0	5.5	V
V _{IH}	High-level input voltage	2.0			V
V _{IL}	Low-level input voltage			+0.7	V
I _{IK}	Input clamp current			-18	mA
I _{OH}	High-level output current			-1.6	mA
I _{OL}	Low-level output current			12	mA
T _A	Operating free-air temperature range	-55		+125	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS ¹	LIMITS			UNIT
			Min	Typ ²	Max	
V _{OH}	High-level output voltage	V _{CC} = Min, V _{IH} = Min, V _{IL} = Max, I _{OH} = Max	2.4	3.1		V
V _{OL}	Low-level output voltage	V _{CC} = Min, V _{IH} = Min, V _{IL} = Max, I _{OL} = Max		0.30	0.4	V
V _{IK}	Input clamp voltage	V _{CC} = Min, I _I = I _{IK}			-1.5	V
I _{OZH}	Off-state output current, High-level voltage applied	V _{CC} = Max, V _{IH} = Min, V _O = 2.7V			20	μA
I _{OZL}	Off-state output current, Low-level voltage applied	V _{CC} = Max, V _{IH} = Min, V _O = 0.4V			-20	μA
I _{IH2}	Input current at maximum input voltage	V _{CC} = Max, V _I = 7.0V			0.1	mA
I _{IH1}	High-level input current	V _{CC} = Max, V _I = 2.7V			20	μA
I _{IL}	Low-level input current	V _{CC} = Max, V _I = 0.4V			-0.4	mA
I _{OS}	Short-circuit output current ³	V _{CC} = Max	-30		-130	mA
I _{CC}	Supply current ⁴ (total)	V _{CC} = Max		20	30	mA

Flip-Flops

54LS173

AC ELECTRICAL CHARACTERISTICS $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{V}$

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS		UNIT
			$C_L = 50\text{pF}$		
			Min	Max	
f_{MAX}	Maximum clock frequency	Waveform 1	30		MHz
t_{PLH} t_{PHL}	Propagation delay Clock to output	Waveform 1		25 30	ns ns
t_{PHL}	Propagation delay, MR to output	Waveform 4		35	ns
t_{PZH}	Output enable to High level	Waveform 2		23	ns
t_{PZL}	Output enable to Low level	Waveform 3		27	ns
t_{PHZ}	Output disable from High level	Waveform 2, $C_L = 5\text{pF}^5$		17	ns
t_{PLZ}	Output disable from Low level	Waveform 3, $C_L = 5\text{pF}^5$		17	ns
t_{PHZ}	Output disable from High level	Waveform 2, $C_L = 50\text{pF}$		33	ns
t_{PLZ}	Output disable from Low level	Waveform 3, $C_L = 50\text{pF}$		19	ns

AC SETUP REQUIREMENTS $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{V}$

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS		UNIT
			Min	Max	
$t_{\text{W}}(\text{CP})$	Clock pulse width	Waveform 1	20		ns
$t_{\text{W}}(\text{MR})$	MR pulse width	Waveform 4	20		ns
$t_{\text{s}}(\text{D})$	Setup time, data to clock	Waveform 5	17		ns
$t_{\text{h}}(\text{D})$	Hold time, data to clock	Waveform 5	0		ns
$t_{\text{s}}(\text{E})$	Setup time, enable to clock	Waveform 5	35		ns
$t_{\text{h}}(\text{E})$	Hold time, enable to clock	Waveform 5	0		ns
$t_{\text{rec}}(\text{MR})$	Recovery time, Master Reset to clock	Waveform 4	17		ns

AC ELECTRICAL CHARACTERISTICS $T_A = -55^\circ\text{C}$ and $+125^\circ\text{C}$, $V_{CC} = 5.0\text{V}^6$

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS		UNIT
			$C_L = 50\text{pF}$		
			Min	Max	
f_{MAX}	Maximum clock frequency	Waveform 1	20		MHz
t_{PLH} t_{PHL}	Propagation delay Clock to output	Waveform 1		32 39	ns ns
t_{PHL}	Propagation delay, MR to output	Waveform 4		45	ns
t_{PZH}	Output enable to High level	Waveform 2		30	ns
t_{PZL}	Output enable to Low level	Waveform 3		35	ns
t_{PHZ}	Output disable from High level	Waveform 2, $C_L = 5\text{pF}^5$		22	ns
t_{PLZ}	Output disable from Low level	Waveform 3, $C_L = 5\text{pF}^5$		22	ns
t_{PHZ}	Output disable from High level	Waveform 2, $C_L = 50\text{pF}$		43	ns
t_{PLZ}	Output disable from Low level	Waveform 3, $C_L = 50\text{pF}$		24	ns

Flip-Flops

54LS173

AC SETUP REQUIREMENTS $T_A = -55^\circ\text{C}$ and $+125^\circ\text{C}$ ⁶

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS		UNIT
			Min	Max	
$t_W(\text{CP})$	Clock pulse width	Waveform 1	22		ns
$t_W(\text{MR})$	MR pulse width	Waveform 4	20		ns
$t_s(\text{D})$	Setup time, data to clock	Waveform 5	24		ns
$t_h(\text{D})$	Hold time, data to clock	Waveform 5	5		ns
$t_s(\text{E})$	Setup time, enable to clock	Waveform 5	35		ns
$t_h(\text{E})$	Hold time, enable to clock	Waveform 5	0		ns
$t_{\text{rec}}(\text{MR})$	Recovery time, Master Reset to clock	Waveform 4	17		ns


NOTES:

1. For conditions shown as Min or Max, use the appropriate value specified under recommended operating conditions for the applicable type and function table operating mode.
2. All typical values are at $V_{\text{CC}} = 5\text{V}$, $T_A = 25^\circ\text{C}$.
3. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
4. Measure I_{CC} with MR grounded following momentary connection $\geq 4.0\text{V}$, $\overline{\text{OE}}_2$, E_1 , E_2 and all Data inputs grounded, CP and $\overline{\text{OE}}_1 \geq 4.0\text{V}$, and all outputs open.
5. Guaranteed by the 50pF limit, but not tested.
6. These parameters are guaranteed, but not tested.


Flip-Flops

54LS173


AC WAVEFORMS




Waveform 1. Clock to Output Delays and Clock Pulse Width




Waveform 2. 3-State Enable Time to High Level and Disable Time from High Level



Waveform 3. 3-State Enable Time to Low Level and Disable Time from Low Level



Waveform 4. Master Reset Pulse Width, Master Reset to Output Delay and Master Reset to Clock Recovery Time



Waveform 5. Setup (t_s) and Hold (t_h) Times for Data (D) and Enable (E) inputs

NOTE: The shaded areas indicate when the input is permitted to change for predictable output performances.

FAMILY	V_M	V_{MZL}	V_{MZH}	V_Z
54LSXXX	1.3V	0.7V	1.9V	1.45V

Flip-Flops

54LS173

TEST CIRCUIT AND WAVEFORM

Test Circuit for 3-State Outputs

Input Pulse Definition

FAMILY	INPUT PULSE CHARACTERISTICS							
	R_L	R_X	V_L	V_M	Rep. Rate	T_W	T_{TLH}	T_{THL}
54LSXXX	110Ω	2.4kΩ	2.1V	1.3V	1MHz	500ns	≤15ns	≤6ns

Optional load for 54LSXXX only: $R_B = 631\Omega$; $V_B = 5.5V$ for all tests except T_{PHZ} ; $V_B = -0.6V$ for T_{PHZ} test.

DEFINITIONS:
 C_L = Load capacitance includes jig and probe capacitance; see AC Characteristics for value.
 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.
 D = Diodes are 1N916, 1N3064, or equivalent.
 V_X = Unlocked pins must be held at ≤0.8V, ≥2.7V or open per Function Table.