

**FEATURES**

- A complete single-chip 4 Channel Transmitter & Receiver
- Complies with Bellcore, ITU/CCITT and ANSI specifications
- Compatible with VLSI VNS67200 SUNI and IgT WAC-413-A ATM Quad-UNI Processor
- Supports clock recovery for 51.84 Mbit/s or 155.52 Mbit/s NRZ or NRZI data stream
- Supports clock generation for 51.84 Mbit/s OC/STS-1 or 155.52 Mbit/s OC/STS-3 SONET/SDH and ATM applications
- Operates from a single 12.96MHz or 19.44MHz crystal or oscillator
- 100K ECL compatible I/O
- Single +5 volt power supply
- Typical power dissipation of only 3.8 watts
- Available in 128-pin thermally enhanced QFP package

**DESCRIPTION**


Synergy's SY69743 is the world's first integrated four-channel transmitter and receiver designed to provide clock recovery and generation for either 51.84Mbit/s OC/STS-1 or 155.52Mbit/s OC/STS-3 SONET/SDH and ATM applications.

On-chip clock generation is performed by a low-jitter phase-locked loop (PLL) allowing use of either a 12.96 or 19.44MHz crystal or oscillator as a reference. Clock recovery is performed by synchronizing the on-chip VCO directly to the input data stream.


Compliance with the bit-error rate requirements of the Bellcore ITU/CCITT and ANSI standards is ensured by Synergy's advanced PLL-technology and Positive-ECL (PECL) I/O.

Synergy's circuit design transceivers coupled with ASSET™ bipolar technology result in ultra-fast performance with low noise and lower power dissipation than similar competing products.


**BLOCK DIAGRAM**



**FUNCTIONAL BLOCK DIAGRAM**



**PINOUT**



**PIN DESCRIPTIONS**

**INPUTS**

**RINP1/RINN1, ..., RINP4/RINN4 - Receive Input. Differential PECL.**

Differential serial inputs with built-in line receiver for each of the four receive channels. Clock is recovered from the transitions on these inputs.

**TSERP1/TSERN1, ..., TSERP4/TSERN4 - Transmit Serial Data. Differential PECL.**

Differential serial inputs with built-in line receiver for each of the four transmitter channels. The serial data to be transmitted is presented on these line receiver pins.

**LPBKSEL - Loopback Select. TTL.**

This input selects the loop path of either the receive data stream or the transmit data stream for the respective channel. It is used in conjunction with the LPBKEN (Loopback Enable) pins. When HIGH, the receive data stream is looped back out through the respective TOUTP/TOUTN (Transmit Output) pins. When LOW, the data presented on the TSERP/TSERN (Transmit Serial Data) pins is looped back through the clock recovery circuit and is presented on the RSERP/RSERN (Recovered Serial Data) pins along with the recovered clock on the RCLKP/RCLKN (Recovered Clock) pins.

## PIN DESCRIPTIONS (continued)

### **LPBKEN1, ..., LPBKEN4 - Loopback Enable. TTL.- ACTIVE LOW**

These active LOW inputs enable the loopback mode for the respective channels. The loopback path is selected by the state of the LPBKSEL (Loopback Select) pin. When HIGH, the device is in normal receive/transmit mode.

### **CD1, ..., CD4 - Carrier Detect. PECL.- ACTIVE HIGH**

These inputs control the recovery function of the receive PLL for each channel and can be driven by the carrier detect output from optical modules. When HIGH, the data on RINP, RINN (Receive Input) pins is recovered normally. When LOW, the internal transition detect circuitry and the clock recovery is disabled. When LOW, the Clock Recovery PLL no longer aligns to the RINP/RINN, but instead aligns with the internal equivalent of TCLKP/TCLKN. The RSERP (Recovered Serial Data) will remain LOW regardless of the signal level on the RINP/RINN (Receive Input) pins.

### **RATESEL1, ..., RATESEL4 - Rate Select. TTL.**

These pins select the bit clock rate for the respective channel. When HIGH, a bit rate of 155.52MHz is selected and when LOW, a bit rate of 51.84MHz is selected.

### **RSTN - Master Reset. TTL. - ACTIVE LOW**

This input should be used to initialize all internal circuitry upon power-up. Upon power-up this pin must held LOW for 1 millisecond to properly initialize the device.

### **R19SEL - Frequency Select. TTL.**

This input selects between a 12.96MHz or a 19.44MHz input frequency. TTL LOW selects 12.96MHz; TTL HIGH selects 19.44MHz.

### **EXTSEL - Oscillator Select. TTL.**

This input selects between using an external single-ended oscillator, or a crystal for the source of the 12.96MHz or 19.44MHz input frequency. TTL low selects crystal, TTL high selects a TTL oscillator source or PECL (differential) source.

## OUTPUTS

### **TOUTP1/TOUTN1, ..., TOUTP4, TOUTN4 - Transmit Output. Differential PECL.**

These pins are normally connected to the optical transmitter module of the respective channel. These represent the buffered version of the Transmit Serial Data.

### **TCLKP1/TCLKN1, ..., TCLKP4, TCLKN4 - Transmit Clock. Differential PECL.**

These pins provide the reference bit rate clock for the transmit processing device. The frequency of the output depends on the state of the RATESEL (Rate Select) pin.

### **RCLKP1/RCLKN1, ..., RCLKP4/RCLKN4 - Recovered Clock. Differential PECL.**

These outputs represent the recovered clock from the RINP/RINN (Receive Input) for the respective channel. It is used to sample the RSERP/RSERN (Recovered Serial Data).

### **RSERP1/RSERN1, ..., RSERP4/RSERN4 - Recovered Serial Data. Differential PECL**

These outputs represent the recovered data from the input data stream. The recovered data is aligned with the Recovered Clock.

## OTHER

### **XTAL1, XTAL2.**

Positive and negative reference crystal inputs. A 12.96 MHz or 19.44MHz crystal or differential PECL oscillator with the associated capacitors connected to these pins provides the necessary 51.84MHz or 155.52MHz TCLKP/TCLKN (Transmit clock) depending on the state of the RATESEL (Rate Select) pin for each channel. R19SEL selects the input frequency – 12.96MHz or 19.44MHz – and EXTSEL selects between crystal or oscillator input. If an oscillator is used, it should be connected to XTAL1 and XTAL2 should be connected to analog ground.

### **PLL1/PLLN1, ..., PLL4/PLLN4 - Clock Recovery PLL Loop Filter.**

External loop filter connections for the clock recovery PLLs of the respective channels. A 0.1µf capacitor and a 120Ω resistor in series are recommended between these pins.

### **PLLSP/PLLSN - Clock Synthesis PLL Loop Filter.**

External loop filter connections for the clock synthesis PLL. A 0.1µf capacitor and a 500Ω resistor in series are recommended between these pins.

### **PLLDIS1, ..., PLLDIS4 - PLL Disable.**

Reserved for test purposes, for normal operation tie to low.

Vcc	ECL +5V
AVcc	Analog +5V
GND	ECL Ground
AGND	Analog Ground
TVcc	TTL +5V
TGND	TTL Ground
DU	Do Not Use

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Parameter	Rating	Unit
V <sub>CC</sub> , TV <sub>CC</sub> , AV <sub>CC</sub>	Power Supply (GND, TGND, AGND = 0V)	0 to +7	V
V <sub>I</sub>	Input Voltage (GND, TGND, AGND = 0V)	0 to V <sub>CC</sub>	V
I <sub>OUT</sub>	Output Current	Continuous	50
		Surge	100
T <sub>J</sub>	Junction Temperature Range	0 to +125	°C
T <sub>store</sub>	Storage Temperature Range	-65 to +150	°C

**NOTE:**

- Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to ABSOLUTE MAXIMUM RATING conditions for extended periods may affect device reliability.

## PECL DC ELECTRICAL CHARACTERISTICS

V<sub>CC</sub> = TV<sub>CC</sub> = AV<sub>CC</sub> = 4.75V to 5.25V; GND, TGND, AGND = 0V, T<sub>J</sub> = 0°C to +125°C <sup>(1)</sup>

Symbol	Parameter	T <sub>J</sub> = 0° to +125°C			Unit
		Min.	Typ.	Max.	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> - 1.075	V <sub>CC</sub> - .955	V <sub>CC</sub> - .830	V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> - 1.860	V <sub>CC</sub> - 1.705	V <sub>CC</sub> - 1.570	V
V <sub>IH</sub>	Input HIGH Voltage <sup>(2)</sup>	V <sub>CC</sub> - 1.165	—	V <sub>CC</sub> - .880	V
V <sub>IL</sub>	Input LOW Voltage <sup>(2)</sup>	V <sub>CC</sub> - 1.810	—	V <sub>CC</sub> - 1.475	V
I <sub>IL</sub>	Input LOW Current	0.5	—	—	μA

**NOTES:**

- Equilibrium temperature
- Forcing one input at a time. Apply V<sub>IH</sub> (max) or V<sub>IL</sub> (min) to all other inputs.

## TTL DC ELECTRICAL CHARACTERISTICS

V<sub>CC</sub> = TV<sub>CC</sub> = AV<sub>CC</sub> = 4.75V to 5.25V; GND, TGND, AGND = 0V, T<sub>J</sub> = 0°C to +125°C

Symbol	Parameter	Min.	Max.	Unit	Condition
V <sub>OH</sub>	Output HIGH Voltage	2.4	—	V	I <sub>OH</sub> = -2mA
V <sub>OL</sub>	Output LOW Voltage	—	0.5	V	I <sub>OL</sub> = 8mA
I <sub>OS</sub>	Output Short Circuit Current	-150	-60	mA	V <sub>OUT</sub> = V <sub>CC</sub>
V <sub>IH</sub>	Input HIGH Voltage	2.0	—	V	—
V <sub>IL</sub>	Input LOW Voltage	—	0.8	V	—

## DC ELECTRICAL CHARACTERISTICS<sup>(1),(2),(3)</sup>

V<sub>CC</sub> = +5V ±5%; V<sub>EE</sub> = GND = 0V, T<sub>J</sub> = 0°C to +125°C

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
I <sub>EE</sub>	Internal Operating Current	—	644	—	mA	
I <sub>OUT</sub>	Termination Output Current	—	11	—	mA	50Ω to V <sub>CC</sub> -2, 50% duty cycle

**NOTES:**


- To calculate total power supply current into the V<sub>CC</sub> pins: I<sub>CC</sub> = (n \* I<sub>OUT</sub>); where n = number of ECL output pins used (ie, terminated).
- To calculate total device power dissipation; P<sub>D</sub> = [I<sub>EE</sub> \* (V<sub>CC</sub> - V<sub>EE</sub>)] + [n \* I<sub>OUT</sub> \* 1.33]<sup>(3)</sup>.
- Average ECL output voltage is calculated as V<sub>OAVG</sub> = (V<sub>OH(max)</sub> + V<sub>OH(min)</sub> + V<sub>OL(max)</sub> + V<sub>OL(min)</sub>) / 4 = 1.33V.

## AC ELECTRICAL CHARACTERISTICS

V<sub>CC</sub> = TV<sub>CC</sub> = AV<sub>CC</sub> = 4.75V to 5.25V; GND, TGND, AGND = 0V, T<sub>J</sub> = 0°C to +125°C

Parameter	Min.	Typ.	Max.	Units	Condition
VCO Center Frequency	—	155.52 ±2%	—	MHz	Nominal
Acquisition Lock Time	—	—	15	μsec	
TTL Output Rise/Fall Time	—	—	3	ns	10% to 90% of amplitude, 30pF load
PECL Output Rise/Fall Time	—	—	500	ps	10% to 90%, 50Ω load, 5pF cap
t <sub>DV</sub> - Data Valid	3	—	—	ns	30pF load
t <sub>DH</sub> - Data Hold	1	—	—	ns	30pF load
t <sub>ODC</sub> - Output Clock Duty Cycle (TCLKP/N, RCLKP/N)	45	—	55	% OF UI	
TPD - Prop Delay (TSER to TOUT, RIN, TOUT)	10.00	—	—	ns	

## TIMING WAVEFORMS



## PRODUCT ORDERING CODE

Ordering Code	Package Type	Operating Range
SY69743QC	Q128-1	Commercial




**128 LEAD METAL QUAD FLATPACK (Q128-1)**

FILE/REV #: PD0019A05

PD/0019/ASCORP

PAGE 1 OF 1

REV.	REVISION DESCRIPTION	DATE
03	CONVERT DWG. TO AUTOCAD REL. 12 FORMAT.	04/30/96
04	CONVERT DWG. TO AUTOCAD REL. 13 AND 1 PAGE DWG.	02/19/98
05	UPDATED TITLE BLOCK.	03/19/98



- NOTES:
1. DIMENSIONS ARE IN MM[INCHES].
  2. CONTROLLING DIMENSION: MM.
  3. PACKAGE TOLERANCE TO BE ±0.08[0.003] UNLESS OTHERWISE SPECIFIED.
  4. TOLERANCE OF LEADFRAME TO PACKAGE BODY IS IS ±0.20[0.008] MAX.
  5. TOP VIEW IS BASED ON "DIE DOWN" CONFIGURATION.

**SYNERGY**  
SEMICONDUCTOR

3250 SCOTT BOULEVARD  
SANTA CLARA, CA. 95054  
TEL: 408-980-9191  
FAX: 408-567-7878

APPROVALS	DATE	APPROVALS	DATE	SIZE	128 LEAD MQJAD-QFP (28MM SQ BODY) PACKAGE OUTLINE	SCALE
ORIGINATOR: CRUZ FERNANDEZ	05/19/98	QUALITY: MARSHALL WILDER		A		N/A
CHK'D: WON CHANG		DOCUMENT CONTROL: BRIAN SANFILIPPO				REVISION 05

RELEASE DATE: \_\_\_\_\_

THESE SPECIFICATIONS ARE THE PROPERTY OF SYNERGY SEMICONDUCTOR. THEY ARE ISSUED IN STRICT CONFIDENCE AND SHALL NOT BE REPRODUCED, COPIED, OR USED AS THE BASIS FOR THE MANUFACTURE OR SALE OF APPARATUS WITHOUT WRITTEN PERMISSION.