

# Quadrature demodulator controller

## TDA8041H

### FEATURES

- Generates all control signals for Quadrature Phase-Shift Keying (QPSK) and Binary Phase-Shift Keying (BPSK) demodulation
- Can be used in applications with low  $E_b/N_o$  and high symbol rate (up to  $30 \times 10^6$  symbols/s)
- Digital I and Q outputs (3 bits) for soft decision within error correction
- Two matched analog-to-digital converters to quantize the I and Q signals
- A digital detector for each control loop to generate the required control signals
- Digital-to-analog converters and operational amplifiers to allow high flexibility for loop time constants
- Special input stage to interface with the voltage controlled crystal oscillator
- Positive 5 V supply voltage.

### APPLICATIONS

- Demodulation of BPSK and QPSK modulated signals in satellite and telephone applications.

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{DD(A)}$	supply voltage for operational amplifiers (pin 5)		4.75	5.0	5.25	V
$V_{DDA(C)}$	analog supply voltage for converters (pin 20)		4.75	5.0	5.25	V
$V_{DD(I/O)}$	supply voltage for digital inputs/outputs (pin 30)		4.75	5.0	5.25	V
$V_{DDD}$	supply voltage for digital section (pin 35)		4.75	5.0	5.25	V
$V_{DD(C)}$	supply voltage for digital part of ADC and DAC (pin 42)		4.75	5.0	5.25	V
$I_{DD(tot)}$	total supply current	$V_{DD} = 5\text{ V}$	–	30	–	mA
$V_{IQ}$	I and Q input voltage		–	1.0	–	V
$R_{sym}$	symbol rate		–	–	$30 \times 10^6$	symbols/s
$I_{O(DAC)}$	DAC output current		–100	–	+100	mA

### ORDERING INFORMATION

TYPE NUMBER	PACKAGE		
	NAME	DESCRIPTION	VERSION
TDA8041H	QFP44 <sup>(1)</sup>	plastic quad flat package; 44 leads (lead length 1.3 mm); body $10 \times 10 \times 1.75$ mm; high stand-off height	SOT307-1

### Note

1. When using reflow soldering it is recommended that the Drypack instructions in the "Quality Reference Handbook" (order number 9398 510 63011) are followed.

7110826 0083783 135 ■

# Quadrature demodulator controller

## TDA8041H

### BLOCK DIAGRAM




Fig.1 Block diagram.

## Quadrature demodulator controller

TDA8041H

## PINNING

SYMBOL	PIN	DESCRIPTION
LCKTC	1	carrier lock time constant
LCKO	2	carrier lock output
LCKTH	3	carrier lock threshold voltage
LCKIO	4	carrier lock indicator output
V <sub>DD(A)</sub>	5	supply voltage for operational amplifiers
V <sub>SS(A)</sub>	6	negative supply voltage for operational amplifiers
V <sub>ref(pos)</sub>	7	positive reference voltage for converters
V <sub>ref(mid)</sub>	8	middle reference voltage for converters
V <sub>ref(neg)</sub>	9	negative reference voltage for converters
AFC2O	10	AFC 2 output
V <sub>SS2</sub>	11	negative supply voltage 2
AGCTC	12	automatic gain control time constant
AGCO	13	automatic gain control output
SWPO	14	sweep current output
CARTC	15	carrier recovery time constant
CARO	16	carrier recovery output
V <sub>SSA(C)</sub>	17	analog negative supply voltage for converters
I <sub>ana</sub>	18	analog input I
Q <sub>ana</sub>	19	analog input Q
V <sub>DDA(C)</sub>	20	analog supply voltage for converters
CLKRTC	21	clock recovery time constant
CLKRO	22	clock recovery output
CLKIX	23	clock input from crystal circuit (at double symbol rate)

SYMBOL	PIN	DESCRIPTION
V <sub>SS1</sub>	24	negative supply voltage 1
CLKSR	25	clock output at symbol rate
QDO2	26	Q digital output (bit 2)
QDO1	27	Q digital output (bit 1)
QDO0	28	Q digital output (bit 0)
V <sub>SS(I/O)</sub>	29	negative supply voltage for digital inputs/outputs
V <sub>DD(I/O)</sub>	30	supply voltage for digital inputs/outputs
IDO2	31	I digital output (bit 2)
IDO1	32	I digital output (bit 1)
IDO0	33	I digital output (bit 0)
V <sub>SSD</sub>	34	negative supply voltage for digital section
V <sub>DDD</sub>	35	supply voltage for digital section
AFC1	36	AFC control switch 1 (1 = on; 0 = off)
AFC2	37	AFC control switch 2 (1 = on; 0 = off)
BQN	38	BPSK/QPSK control switch (1 = BPSK; 0 = QPSK)
SWEEP	39	sweep control switch (1 = on; 0 = off)
TEST	40	test control switch (1 = on; 0 = off)
I <sub>bias</sub>	41	input bias current for analog blocks
V <sub>DD(C)</sub>	42	supply voltage for digital part of ADC and DAC
V <sub>SS(C)</sub>	43	negative supply voltage for digital part of ADC and DAC
LCKDAC	44	carrier lock DAC output

Quadrature demodulator controller

TDA8041H




Fig.2 Pin configuration.

## Quadrature demodulator controller

TDA8041H

## GENERAL DESCRIPTION

The quadrature demodulator controller TDA8041H, generates all control signals required for demodulation of BPSK and QPSK modulated signals. This device is specially designed to be used in conjunction with the quadrature demodulator IC, TDA8040T.

The quadrature demodulator controller generates the following signals:

- Symbol clock recovery control signal; this signal locks the VCXO to the received symbol clock. The clock recovery algorithm used in this device operates independently from the other loops.
- Carrier recovery control signal; depending on the selected mode (BPSK or QPSK), this signal will adjust the phase of the I and Q input signal. This adjustment will be such that the constellation points are as defined in Fig.4.
- Frequency control signals (AFC1 and AFC2); to serve a broad range of applications, two different AFC detectors and a sweep function are built-in:
  - AFC1: this is a robust detector which forces the offset frequency in the I and Q branch to zero. This detector can handle frequency offset up to  $1/8 \times$  symbol rate.
  - AFC2: this detector can handle frequency offsets greater than  $1/8 \times$  symbol frequency. However this AFC algorithm will bring the offset frequency only close to zero.
  - Sweep: this signal generates a triangular current output which can tune a VCO over its complete frequency range. Sweeping must be switched off as soon as the logical output of the lock detect function becomes positive. The value of the sweep current is set by an external resistor.
- Amplitude control signals (AGC); this signal adjusts a variable gain amplifier so that the amplitude of the I and Q signals is in accordance with the specified constellation points of Fig.4.
- Lock detect signal; this signal is related to the  $E_b/N_0$  of the incoming I and Q signals. This lock detect signal can be used for two purposes:
  - Lock detection by comparing the lock detect signal with an external set reference voltage, one can obtain a logical signal indicating lock detect.
  - The relationship between  $E_b/N_0$  can be used to display the  $E_b/N_0$  for antenna adjustment.

## FUNCTIONAL DESCRIPTION

The TDA8041H has a 3-bit-wide digital I and Q output for soft error correction. These 3-bit outputs represent the main symbols only. The relationship between the 4-bits ADC signals and the 3-bit output signals is illustrated in Fig.3.





Fig.3 I and Q output levels for soft error decision FEC.

## Quadrature demodulator controller

TDA8041H



## LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DD(A)}$	supply voltage for operational amplifiers (pin 5)		-0.5	+6.5	V
$V_{DDA(C)}$	analog supply voltage for converters (pin 20)		-0.5	+6.5	V
$V_{DD(WO)}$	supply voltage for digital inputs/outputs (pin 30)		-0.5	+6.5	V
$V_{DDD}$	supply voltage for digital section (pin 35)		-0.5	+6.5	V
$V_{DD(C)}$	supply voltage for digital part of ADC and DAC (pin 42)		-0.5	+6.5	V
$V_{n(max)}$	maximum voltage on all pins		0	$V_{DD}$	V
$P_{tot}$	total power dissipation	$T_{amb} = 70\text{ }^{\circ}\text{C}$	-	500	mW
$T_{stg}$	storage temperature		-55	+150	$^{\circ}\text{C}$
$T_j$	junction temperature		-	+150	$^{\circ}\text{C}$
$T_{amb}$	operating ambient temperature		0	+70	$^{\circ}\text{C}$

## THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	thermal resistance from junction to ambient in free air	75	K/W

## HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices.

Quadrature demodulator controller

TDA8041H

**CHARACTERISTICS**

$V_{DD} = 4.75$  to  $5.25$  V;  $R_{sym} = 30 \times 10^6$  symbols/s;  $T_{amb} = 25$  °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
<b>Digital outputs (pins 26 to 28 and 31 to 33)</b>						
$V_{OL}$	LOW level output voltage		0	–	$0.1V_{DD}$	V
$V_{OH}$	HIGH level output voltage	see Fig.6	$0.9V_{DD}$	–	$V_{DD}$	V
$t_d$	delay time	see Fig.6	$t_h$	–	22	ns
$t_h$	hold time		8	–	$t_d$	ns
<b>Digital inputs</b>						
$V_{IL}$	LOW level input voltage		0	–	$0.3V_{DD}$	V
$V_{IH}$	HIGH level input voltage		$0.7V_{DD}$	–	$V_{DD}$	V
$C_i$	input capacitance		–	–	10	pF
<b>Clock output (pins 22 and 25); see Fig.5</b>						
$V_{OL}$	LOW level output voltage		0	–	$0.1V_{DD}$	V
$V_{OH}$	HIGH level output voltage		$0.9V_{DD}$	–	$V_{DD}$	V
$T_{cy}$	cycle time		33	–	–	ns
$t_w$	pulse width	duty cycle 40/60	13.2	–	–	ns
$t_r$	rise time	$C_L = 30$ pF	–	–	6	ns
$t_f$	fall time	$C_L = 30$ pF	–	–	6	ns
<b>Clock input (pin 23)</b>						
$R_{source}$	source resistance		–	–	50	$\Omega$
$f_s$	sampling frequency		–	–	60	MHz
<b>Analog inputs (pins 18 and 19)</b>						
$R_{sym}$	symbol rate		–	–	$30 \times 10^6$	symbols/s
$V_{ref(pos)}$	positive reference voltage	$I_O = 0$	–	$0.48V_{DD}$	–	V
$V_{ref(mid)}$	middle reference voltage	$I_O = 0$	–	$0.38V_{DD}$	–	V
$V_{ref(neg)}$	negative reference voltage	$I_O = 0$	–	$0.28V_{DD}$	–	V
$I_L$	load current at pin 8	note 1	–5	–	+5	mA
$V_{I(I,Q)}$	I and Q input voltage		0	–	$V_{DD}$	V
$V_{I,Q(op)}$	I and Q operating voltage		$0.28V_{DD}$	–	$0.48V_{DD}$	V
$R_I$	input resistance		50	–	–	k $\Omega$
$C_i$	input capacitance		–	–	20	pF
$I_{bias}$	input bias current	$R_L = 100$ k $\Omega$	–	–37	–	mA
<b>DAC outputs (pins 10, 12, 15 and 21)</b>						
$I_{o(av)}$	average output current	$V_{DAC} = V_{ref(mid)}$ ; note 2	–	100	–	mA
$D_{I_o}$	matching of positive and negative output currents	$V_{DAC} = V_{ref(mid)}$ ; note 2	–7	–	+7	%
$I_o$	zero output current		–25	–	+25	nA

## Quadrature demodulator controller

TDA8041H

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
<b>Sweep current (pin 14)</b>						
V <sub>OH</sub>	HIGH level output voltage		–	2V <sub>ref(mid)</sub>	–	V
V <sub>OL</sub>	LOW level output voltage		–	0	–	V
Z <sub>O</sub>	output impedance	SWEEP = 1	–	2	–	kΩ
		SWEEP = 0	10	–	–	MΩ
V <sub>CARO(min)</sub>	LOW switching level		0.1V <sub>DD</sub>	–	0.2V <sub>DD</sub>	V
V <sub>CARO(max)</sub>	HIGH switching level		0.8V <sub>DD</sub>	–	0.9V <sub>DD</sub>	V
<b>Loop amplifiers</b>						
V <sub>o</sub>	output voltage		0.1V <sub>DD</sub>	–	0.9V <sub>DD</sub>	V
G <sub>v</sub>	open loop gain		–	60	–	dB
G <sub>B</sub>	gain bandwidth		–	1	–	MHz
R <sub>L</sub>	load resistance		5	–	–	kΩ

**Notes**

1. V<sub>ref(mid)</sub> is usually open-circuit. However, this pin may also be used as a reference output for an external buffer.

$$2. I_{o(av)} = \frac{(I_{pos} - I_{neg})}{2}; D_{Io} = 100 \times \frac{(I_{pos} + I_{neg})}{(I_{pos} - I_{neg})}$$

Quadrature demodulator controller

TDA8041H




Fig.5 Timing of CLKO.




Fig.6 Timing definition of digital outputs.

# Quadrature demodulator controller

## TDA8041H

### APPLICATION INFORMATION




Fig. 7 Application diagram.