


PRELIMINARY DATASHEET

(DEVICE : WS1411, 4x4 US PCS PAM)

Issued Date : July 5th , 2004



S. W. Paek

Director, Module Group

Power Amplifier Module for CDMA / PCS (1850-1910MHz)

The WS1411, a Personal Communication Service (PCS) Power Amplifier (PA), is a fully matched 10-pin surface mount module developed for PCS and wireless local loop applications. This power amplifier module operates in the 1850-1910MHz bandwidth. The WS1411 meets the stringent CDMA linearity requirements for output power of up to 28dBm. A low current (Vcont) pin is provided for high efficiency improvement of the low output power range.

The WS1411 is manufactured on an advanced InGaP HBT (Hetero-junction Bipolar Transistor) MMIC (Microwave Monolithic Integrated Circuit) technology offering state-of-the-art reliability, temperature stability and ruggedness.

The WS1411 is self contained, incorporating 50ohm input and output matching networks.

General Features

- InGaP HBT Technology
- Good Linearity
- High Efficiency
- 10-pin Surface Mounting Package(4mmx4mmx1.4mm)
- Low power-state control
- 50ohm Input and Output Matching
- CDMA 95A/B, CDMA 2000-1X / EVDO

Applications

- Digital CDMA PCS
- Wireless local loop

Functional Block Diagram




Table 1. Absolute Maximum Ratings

Parameter	Symbol	Minimum	Nominal	Maximum	Unit
RF Input Power	Pin	-	-	7.0	dBm
DC Supply Voltage	Vcc	-	3.4	5.0	V
DC Reference Voltage	Vref	-	2.85	-	V
Case Operating Temperature	Tc	-30	25	+110	°C
Storage Temperature	Tstg	-55	-	+125	°C

Table 2. Recommended Operating Conditions

Parameter	Symbol	Minimum	Nominal	Maximum	Unit
DC Supply Voltage	Vcc	3.2	3.4	4.2	V
DC Reference Voltage	Vref	2.80	2.85	2.90	V
Mode Control Voltage					
- High Power Mode	Vcont	-	0.00	-	V
- Low Power Mode	Vcont	-	2.85	-	V
Operating Frequency	Fo	1850	-	1910	MHz
Case Operating Temperature	To	-30	-	85	°C

Table 3. Power Range Truth Table

Power Mode	Symbol	Vref	Vcont* ¹	Range
High Power* ²	PR2	2.85	Low	16dBm-28dBm
Low Power* ²	PR1	2.85	High	< 16dBm
Shut Down* ³	-	0.00	Low	-

*¹ High(2.0V – 3.0V), Low(0.0V – 0.2V)

*² To change between High Power Mode and Low Power Mode, switch Vcont accordingly

*³ In order to shut down the module, turn off Vcont and Vref accordingly

Table 4-1. Electrical Characteristics for CDMA Mode (Vcc=3.4V, Vref=2.85V)

Characteristics		Symbol	Condition	Min	Typ	Max	Unit
Gain 1		G1	Pout=16dBm	17	20		dB
Gain 2		G2	Pout=28dBm	26	29		dB
Power Added Efficiency 1		PAE1	Pout=16dBm	15	20		%
Power Added Efficiency 2		PAE2	Pout=28dBm	37	40		%
Total Supply Current 1		Icc1	Pout=16dBm		60	80	mA
Total Supply Current 2		Icc2	Pout=28dBm		465	500	mA
Quiescent Current 1		Iq1	Low Power Mode		22	35	mA
Quiescent Current 2		Iq2	High Power Mode		100	130	mA
Reference Current		Iref	Pout=28dBm		4	10	mA
Control Current		Icont	Pout=16dBm		0.45	1	mA
Total Supply Current in Power-down Mode		Ipd	Vcc=3.4 Vref=0 Vcont=0		0.5	5	uA
Adjacent Channel Power 1	1.25MHz offset	ACPR1 low	Low Power Mode		-52	-42	dBc
	2.25MHz offset	ACPR2 low			-61	-54	dBc
Adjacent Channel Power 2	1.25MHz offset	ACPR1 high	High Power Mode		-50	-42	dBc
	2.25MHz offset	ACPR2 high			-60	-54	dBc
Harmonic Suppression	Second	2f0	Pout=28dBm		-35	-30	dBc
	Third	3f0			-55	-40	dBc
Noise Power in RX Band		RxBN			-138	-130	dBm/Hz
Noise Figure		NF			6.4	10	dB
Input VSWR		VSWR			2:1	2.5:1	
Stability (Spurious Output)		S	VSWR 8:1			-60	dBc
Ruggedness		Ru	Pout < 28dBm Pin < 7dBm			10: 1	VSWR



Figure 1. Total Current vs. Output Power (Digital Mode)




Figure 2. Gain vs. Output Power (Digital Mode)




Figure 3. Power Added Efficiency vs. Output Power (Digital Mode)




Figure 4. Adjacent Channel Power 1 vs. Output Power (Digital Mode)




Figure 5. Adjacent Channel Power 2 vs. Output Power (Digital Mode)




Figure 6. Harmonic Suppression vs. Output Power (Digital Mode)




Figure 1. Evaluation Board Schematic




Figure 2. Evaluation Board Assembly Diagram






Figure 1. Package Dimensional Drawing and Pin Descriptions


Figure 2. Marking Specification



1. ESD (Electrostatic Discharge)

Electrostatic discharge occurs naturally in the environment. With the increase in voltage potential, the outlet of neutralization or discharge will be sought. If the acquired discharge route is through a semiconductor device, destructive damage will result.

ESD countermeasure methods should be developed and used to control potential ESD damage during handling in a factory environment at each manufacturing site.

Table 1. ESD Classification

Pin #	Name	Description	HBM	CDM	Classification
1	Vcc1	Supply Voltage	+/- 2000V	+/- 200V	Class 2
2	RF In	RF Input			
3	GND	Ground			
4	Vcont	Control Voltage			
5	Vref	Reference Voltage			
6	GND	Ground			
7	GND	Ground			
8	RF Out	RF Output			
9	GND	Ground			
10	Vcc2	Supply Voltage			

NOTE : Module products should be considered extremely ESD sensitive

2. MSL (Moisture Sensitivity Level)

Plastic encapsulated surface mount package is sensitive to damage induced by absorbed moisture and temperature. WAVICS follows JEDEC Standard J-STD 020B. Each component and package type is classified for moisture sensitivity by soaking a known dry package at various temperatures and relative humidity, and times. After soak, the components are subjected to three consecutive simulated reflows.

The out of bag exposure time maximum limits are determined by the classification test describe above which corresponds to a MSL classification level 6 to 1 according to the JEDEC standard IPC/JEDEC J-STD-020B and J-STD-033.


WS1411 is MSL3. Thus, according to the J-STD-033 p.11 the maximum Manufacturers Exposure Time (MET) for this part is 168 hours. After this time period, the part would need to be removed from the reel, de-taped and then re-bake.

Table 2. Moisture Classification Level and Floor Life

MSL Level	Floor Life (out of bag) at factory ambient =< 30°C/60% RH or as stated
1	Unlimited at =< 30°C/85% RH
2	1 year
2a	4 weeks
3	168 hours
4	72 hours
5	48 hours
5a	24 hours
6	Mandatory bake before use. After bake, must be reflowed within the time limit specified on the label

NOTE: The MSL Level is marked on the MSL Label on each shipping bag.

MSL classification reflow temperature for the WS1411 is targeted at 250°C +0/-5°C. Figure 1 and Table 3 show typical SMT profile for maximum temperature of 250°C.

Figure 1. Typical SMT Reflow Profile for Maximum Temperature = 250 +0/-5°C

Table 3. Typical SMT Reflow Profile for Maximum Temperature = 250 +0/-5°C

Profile Feature	Sn-Pb Solder	Pb-Free Solder
Average ramp-up rate (T_L to T_p)	3 °C/sec max	3 °C/sec max
Preheat <ul style="list-style-type: none"> - Temperature Min (T_{smin}) - Temperature Max (T_{smax}) - Time (min to max) (t_s) 	100 °C 150 °C 60-120 sec	100 °C 150 °C 60-180 sec
T_{smax} to T_L <ul style="list-style-type: none"> - Ramp-up Rate 		3 °C/sec max
Time maintained above: <ul style="list-style-type: none"> - Temperature (T_L) - Time (T_L) 	183 °C 60-150 sec	217 °C 60-150 sec
Peak temperature (T_p)	225 +0/-5 °C	250 +0/-5 °C
Time within 5 °C of actual Peak Temperature (t_p)	10-30 sec	10-30 sec
Ramp-down Rate	6 °C/sec max	6 °C/sec max
Time 25 °C to Peak Temperature	6 min max.	8 min max.

3. Storage Conditions

Packages described in this document must be stored in sealed moisture barrier, anti-static bags. Shelf life in a sealed moisture barrier bag is 12 months at <40°C and 90% relative humidity (RH) J-STD-033 p.7.

3-1. Out-of-Bag Time Duration

After unpacking the device must be soldered to the PCB within 168 hours as listed in the J-STD-020B p.11 with factory conditions <30°C and 60% RH.

3-2. Baking

It is not necessary to re-bake the part if both conditions(storage conditions and out-of-bag condition) have been satisfied. Baking must be done if at least one of the conditions above have not been satisfied. The baking conditions are 125°C for 24 hours J-STD-033 p.8.

CAUTION: Tape and reel materials typically cannot be baked at the temperature described above. If out-of-bag exposure time is exceeded, parts must be baked for a longer time at low temperatures, or the parts must be re-reeled, de-taped, re-baked and then put back on tape and reel. (See moisture sensitive warning label on each shipping bag for information of baking)

4. Board Rework

4-1. Component Removal, Rework and Remount

If a component is to be removed from the board, it is recommended that localized heating be used and the maximum body temperatures of any surface mount component on the board not exceed 200°C. This method will minimize moisture related component damage. If any component temperature exceeds 200°C, the board must be baked dry per 4-2 prior to rework and/or component removal. Component temperatures **shall** be measured at the top center of the package body. Any SMD packages that have not exceeded their floor life can be exposed to a maximum body temperature as high as their specified maximum reflow temperature.

4-1-1. Removal for Failure Analysis

Not following the requirements of 4-1 may cause moisture/reflow damage that could hinder or completely prevent the determination of the original failure mechanism.

4-1-2. Baking of Populated Boards

Some SMD packages and board materials are not able to withstand long duration bakes at 125°C. Examples of this are some FR-4 materials, which cannot withstand a 24 hr bake at 125°C. Batteries and electrolytic capacitors are also Temperature sensitive. With component and board temperature restrictions in mind, choose a bake temperature from Table 4-1 in J-STD 033; then determine the appropriate bake duration based on the component to be removed. For additional considerations see IPC-7711 and IPC-7721.

4. Derating due to Factory Environmental Conditions

Factory floor life exposures for SMD packages removed from the dry bags will be a function of the ambient environmental conditions. A safe, yet conservative, handling approach is to expose the SMD packages only up to the maximum time limits for each moisture sensitivity level as shown in Table 2. This approach, however, does not work if the factory humidity or temperature are greater than the testing conditions of 30°C/60% RH. A solution for addressing this problem is to derate the exposure times based on the knowledge of moisture diffusion in the component packaging materials (ref. JESD22-A120). Recommended equivalent total floor life exposures can be estimated for a range of humidity's and temperatures based on the nominal plastic thickness for each device. Table 4 lists equivalent derated floor lives for humidity's ranging from 20-90% RH for three temperatures, 20°C, 25°C, and 30°C. This table is applicable to SMDs molded with novolac, biphenyl or multifunctional epoxy mold compounds. The following assumptions were used in calculating Table 4:

1. Activation Energy for diffusion = 0.35eV (smallest known value).
2. For $\leq 60\%$ RH, use Diffusivity = $0.121 \exp(-0.35\text{eV}/kT)$ mm²/s
(this uses smallest known Diffusivity @ 30°C).
3. For $> 60\%$ RH, use Diffusivity = $1.320 \exp(-0.35\text{eV}/kT)$ mm²/s
(this uses largest known Diffusivity @ 30°C).

**Table 4. Recommended Equivalent Total Floor Life (days) @ 20°C, 25°C & 30°C
For ICs with Novolac, Biphenyl and Multifunctional Epoxies
(Reflow at same temperature at which the component was classified)**

Package Type and Body Thickness	Moisture Sensitivity Level	Maximum Percent Relative Humidity										
		5%	10%	20%	30%	40%	50%	60%	70%	80%	90%	
Body Thickness ≥3.1 mm including PQFPs >84 pins, PLCCs (square) All MQFPs or All BGAs ≥1 mm	Level 2a	∞	∞	∞	60	41	33	28	10	7	6	30°C
		∞	∞	∞	78	53	42	36	14	10	8	25°C
		∞	∞	∞	103	69	57	47	19	13	10	20°C
	Level 3	∞	∞	10	9	8	7	7	5	4	4	30°C
		∞	∞	13	11	10	9	9	7	6	5	25°C
		∞	∞	17	14	13	12	10	8	7	7	20°C
	Level 4	∞	5	4	4	4	3	3	3	2	2	30°C
		∞	6	5	5	5	5	4	3	3	3	25°C
		∞	8	7	7	7	7	6	5	4	4	20°C
	Level 5	∞	4	3	3	2	2	2	2	1	1	30°C
		∞	5	5	4	4	3	3	2	2	2	25°C
		∞	7	7	6	5	5	4	3	3	3	20°C
	Level 5a	∞	2	1	1	1	1	1	1	1	1	30°C
		∞	3	2	2	2	2	2	1	1	1	25°C
		∞	5	4	3	3	3	2	2	2	2	20°C
Body 2.1 mm ≤ Thickness <3.1 mm including PLCCs (rectangular) 18-32 pins SOICs (wide body) SOICs ≥20 pins, PQFPs ≤80 pins	Level 2a	∞	∞	∞	∞	86	39	28	4	3	2	30°C
		∞	∞	∞	∞	148	51	37	6	4	3	25°C
		∞	∞	∞	∞	∞	69	49	8	5	4	20°C
	Level 3	∞	∞	19	12	9	8	7	3	2	2	30°C
		∞	∞	25	15	12	10	9	5	3	3	25°C
		∞	∞	32	19	15	13	12	7	5	4	20°C
	Level 4	∞	7	5	4	4	3	3	2	2	1	30°C
		∞	9	7	5	5	4	4	3	2	2	25°C
		∞	11	9	7	6	6	5	4	3	3	20°C
	Level 5	∞	4	3	3	2	2	2	1	1	1	30°C
		∞	5	4	3	3	3	3	2	1	1	25°C
		∞	6	5	5	4	4	4	3	3	2	20°C
	Level 5a	∞	2	1	1	1	1	1	1	0.5	0.5	30°C
		∞	2	2	2	2	2	2	1	1	1	25°C
		∞	3	2	2	2	2	2	2	2	1	20°C
Body Thickness <2.1 mm including SOICs <18 pins All TQFPs, TSOPs or all BGAs <1 mm body thickness	Level 2a	∞	∞	∞	∞	∞	∞	28	1	1	1	30°C
		∞	∞	∞	∞	∞	∞	∞	2	1	1	25°C
		∞	∞	∞	∞	∞	∞	∞	2	2	1	20°C
	Level 3	∞	∞	∞	∞	∞	11	7	1	1	1	30°C
		∞	∞	∞	∞	∞	14	10	2	1	1	25°C
		∞	∞	∞	∞	∞	20	13	2	2	1	20°C
	Level 4	∞	∞	∞	9	5	4	3	1	1	1	30°C
		∞	∞	∞	12	7	5	4	2	1	1	25°C
		∞	∞	∞	17	9	7	6	2	2	1	20°C
	Level 5	∞	∞	13	5	3	2	2	1	1	1	30°C
		∞	∞	18	6	4	3	3	2	1	1	25°C
		∞	∞	26	8	6	5	4	2	2	1	20°C
	Level 5a	∞	10	3	2	1	1	1	1	1	0.5	30°C
		∞	13	5	3	2	2	2	1	1	1	25°C
		∞	18	6	4	3	2	2	2	2	1	20°C

**WAVICS**

5F Emerald Bldg,
1362-29 Seocho-dong, Seocho-gu
Seoul, Korea 137-863
Tel : +82-2-3474-7733
Fax : +82-2-3474-6815

URL : <http://www.wavics.com>
Email : marketing@wavics.com

IMPORTANT NOTICE

WAVICS Co., Ltd. reserves the right to make changes to its products or to discontinue any product at any time without notice. The product specifications contained in advanced product information sheets and preliminary data sheets are assumed to be reliable; however, WAVICS assumes no responsibilities for inaccuracies. WAVICS strongly urges customers to verify that the information they are using is current before placing orders.