F10115 • F10116 • F10515 • F10516

LINE RECEIVERS


DESCRIPTION — The F10115 and F10116 are differential amplifiers with low impedance emitter-follower outputs. An internal reference supply (VBB) is available for added versatility. Active current sources provide improved common mode rejection. The F10115 is a quad line receiver with single ended outputs. The F10116 is a triple line receiver with complementary outputs. The devices are voltage compensated and are fully compatible with other 10,000 series devices. The line receivers are used primarily to receive data from balanced twisted pair lines, however, with appropriate connections and feedback, they may operate as Schmitt triggers, highspeed comparators, oscillators, or broadband amplifiers.


TRUTH TABLES
F10115 Quad Line Receiver

| NON-INVERTING INPUT | INVERTING INPUT | OUTPUT |
|------------------------|--------------------|--------|
| L | н | L |
| н | L | н |
| L | V _{BB} | L |
| н | V _{BB} | н |
| ∨ _{BB} | Н Н | L |
| ∨ _{BB} | L | н |

F10116 Triple Differential Line Receiver

| NON-INVERTING INPUT | INVERTING INPUT | ОИТРИТ | ОИТРИТ |
|------------------------|--------------------|--------|--------|
| L | н | L | н |
| H | L | н | L |
| L | V _{BB} | L | н |
| н | ∨ _{BB} | н | L |
| VBB | н | L L | н |
| VBB | L_ | н | L |





FAIRCHILD ECL • F10115 • F10116 • F10515 • F10516

| SYMBOL | CHARACTERISTIC Input Current HIGH Input Collector—Base Leakage Current | | | LIMITS | | | l _ | 001/5/7/01/0 |
|-----------------|--|--------|----------------------------|--------|------------------------|-------|---------------------|---|
| | | | В | TYP | A | UNITS | TA | CONDITIONS |
| ин | | | | | 95 | μΑ | 25°C | VIN = VIHA |
| Ісво | | | - 1.0 | | | μА | 25°C | V _{IN} = -5.2 V |
| IEE | Power Supply Current | F10115 | - 26 | - 18 | | mA | 25°C | Pins 4, 7, 10, 13 = V _{ILB} ' Pins 5, 6, 11, 12 = V _{BB} |
| | | F10116 | 21 | 14 | | mA | 25°C | Pins 4, 9, 12 = V _{ILB} ' Pins 5, 10, 13 = V _{BB} |
| ∨ _{ВВ} | Reference Volta | age | - 1380 - 1350 - 1305 | | - 1255 1230 1165 | mV | 0°C 25°C 75°C | F10115, Connect pins i.e.; 5, 6, 11, 12 to pin 9 F10116, Connect Pins i.e.; 5, 10, 13 to pin 11 |
| V _{BB} | Reference Voltage | | 1440 | | - 1320 | | ~ 55°C | F10115, Connect pins i.e.; 5, 6, 11, 12 to pin 9 |

- 1230

- 1120

25°C

125°C

F10116, Connect Pins i.e.; 5, 10, 13 to pin 11


SWITCHING CHARACTERISTICS: $V_{EE} = -5.2 \text{ V}$, $T_A = 25 \text{ °C}$

| SYMBOL | CHARACTERISTIC | | LIMITS | | LINUTO | CONDITIONS |
|--------------------|--|-----|--------|-----|--------|--------------|
| | | В | TYP | Α | UNITS | |
| t _{PLH} , | Propagation Delay | 1.0 | 2.0 | 2.9 | ns | |
| tTLH, tTHL | Output Transition Time LOW to HIGH, HIGH to LOW (20% to 80%) (80% to 20%) | 1.5 | 2.2 | 3.3 | ns | See Figure 1 |

- 1350

- 1240

SWITCHING CIRCUIT AND WAVEFORMS



One input from each gate must be tied to VBB during testing.

 L_1 , L_2 , and L_3 = equal length 50Ω impedance lines.

 $R_T = 50\Omega$ termination of scope




Fig.1

FAIRCHILD ECL • F10115 • F10116 • F10515 • F10516

A line receiver is shown in Figure 2. The line is normally terminated in its characteristic impedance (typically 100 Ω) and output pull down resistors (typically 510 Ω) are used. The voltage across the terminating resistor V_T may be calculated as follows:

$$V_T = \frac{(V_{EE} - V_{OH}) R_T}{R_E + R_T + R_{LINE}}$$

Where V_{OH} is the output voltage HIGH of the driving gate, R_{LINE} is the resistance and R_{T} is the terminating resistor. With typical values, V_{T} is 620 mV. The line receivers have a minimum differential input voltage gain of 7 V/V allowing very long twisted pairs to be driven. The line receivers employ active current sources which allow them to reject common mode inputs between -0.55 and -3 V.

Information transfer is often organized with a data bus approach, where many sources may input and receive data on a common bus as illustrated in *Figure 3*. This configuration is a special case of wired-OR and the line receiver inputs are essentially single ended which reduces worst case voltage gain to 3.5 V/V. In practice it is possible to transmit data at rates in excess of 100 MHz over bus lengths of 10 feet, having 10 or more receivers and transmitters on the line.

Twisted pair differential lines are recommended for clock distribution since clock skew may be balanced by adjusting line lengths. Propagation time is approximately 1 ns per eight inches of line.

TWISTED-PAIR CONNECTIONS




Fig. 2. Differential Transmission and Reception

Fig. 3. Backplane Data Bus

PARAMETERS FOR LINEAR APPLICATIONS

$$V_{EE} = -5.2 \text{ V}, V_{CC} = \text{GND}, T_{A} = 25^{\circ}\text{C}$$

| PARAMETER | | UNITS | | | |
|------------------------------------|------|-------|-------|-----|--|
| PARAMETER | В | TYP | Α |] | |
| Voltage Gain | 3.5 | 5.0 | 6.0 | V/V | |
| Bandwidth | | 60 | | MHz | |
| Input Resistance | 4 | 6 | | kΩ | |
| Input Capacitance | | 3 | | pF | |
| Input Offset Current | | 2 | | μA | |
| Input Bias Current | | 17 | 30 | μΑ | |
| Common Mode Input Voltage Range | -3.0 | | -0.55 | > | |
| Common Mode Rejection Ratio | 50 | | | dB | |
| Supply Voltage Rejection Ratio | | 35 | | dB | |
| Output Voltage Swing | | 0.40 | | Vpp | |
| Output Source Current | | | 50 | mA | |
| Output Resistance | | 9 | | Ω | |

