



# Quad Driver

## Product Preview

**ELECTRICALLY TESTED PER:  
10E512**

The 10E512 is a quad driver with two pairs of OR/NOR outputs from each gate, and a common, buffered enable input. Using the data inputs the device can serve as an ECL memory address fan-out driver. Using just the enable input, the device serves as a clock driver, although the 10E511 is designed specifically for this purpose, and offers lower skew than the E512.

- 600 ps Max. Propagation Delay
- Common Enable Input
- 75 kΩ Input Pulldown Resistors

### PIN NAME

| Pin                                       | Function          |
|---|-------------------|
| D <sub>0</sub> - D <sub>3</sub>           | Data Inputs       |
| EN  | Enable Inputs     |
| Q <sub>na</sub> - Q <sub>nb</sub>         | True Outputs      |
| $\overline{Q}_{na}$ - $\overline{Q}_{nb}$ | Inverting Outputs |

## Military 10E512




### AVAILABLE AS


- 1) JAN: N/A
  - 2) SMD: N/A
  - 3) 883: Planned
- X = CASE OUTLINE AS FOLLOWS:**

**PACKAGE: NON-Compliant  
QFP: X**

5



### LOGIC DIAGRAM



This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

# 10E512

## 10E Series DC CHARACTERISTICS: $V_{EE} = -5.2 \text{ V} \pm 5\%$ ; $V_{CC} = V_{CCO} = \text{GND}$ <sup>1</sup>

| Symbol   | Parameter           | Limits  |       |          |     |         |     | Units         |
|----------|---------------------|---------|-------|----------|-----|---------|-----|---------------|
|          |                     | + 25° C |       | + 125° C |     | - 55° C |     |               |
|          |                     | Min     | Max   | Min      | Max | Min     | Max |               |
| $V_{OH}$ | Output HIGH Voltage | -980    | -810  | TBA      | TBA | TBA     | TBA | mV            |
| $V_{OL}$ | Output LOW Voltage  | -1950   | -1630 | TBA      | TBA | TBA     | TBA | mV            |
| $V_{IH}$ | Input HIGH Voltage  | -1130   | -810  | TBA      | TBA | TBA     | TBA | mV            |
| $V_{IL}$ | Input LOW Voltage   | -1950   | -1480 | TBA      | TBA | TBA     | TBA | mV            |
| $I_{IL}$ | Input LOW Current   | 0.5     |       | TBA      | TBA | TBA     | TBA | $\mu\text{A}$ |

1. 10E series circuits are designed to meet the dc specifications shown in the table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50 $\Omega$  resistor to -2.0 volts, except bus outputs where specified, are terminated into 25 $\Omega$ .

## DC CHARACTERISTICS: $V_{EE} = V_{EE}(\text{min})$ to $V_{EE}(\text{max})$ , $V_{CC} = V_{CCO} = \text{GND}$

| Symbol   | Parameter              | Limits  |     |          |     |         |     | Units         | TEST CONDITION APPLIED: |
|----------|------------------------|---------|-----|----------|-----|---------|-----|---------------|-------------------------|
|          |                        | + 25° C |     | + 125° C |     | - 55° C |     |               |                         |
|          |                        | Min     | Max | Min      | Max | Min     | Max |               |                         |
| $I_{IH}$ | Input High Current     |         |     |          |     |         |     |               |                         |
|          | D                      |         | 200 |          | 200 |         | 200 | $\mu\text{A}$ |                         |
|          | $\overline{\text{EN}}$ |         | 150 |          | 150 |         | 150 | $\mu\text{A}$ |                         |
| $I_{EE}$ | Power Supply Current   |         | 56  |          | 56  |         | 56  | mA            |                         |

## AC CHARACTERISTICS: $V_{EE} = V_{EE}(\text{min})$ to $V_{EE}(\text{max})$ , $V_{CC} = V_{CCO} = \text{GND}$

| Symbol                 | Parameter                        | Limits  |     |          |     |         |     | Units | TEST CONDITION APPLIED: |
|------------------------|----------------------------------|---------|-----|----------|-----|---------|-----|-------|-------------------------|
|                        |                                  | + 25° C |     | + 125° C |     | - 55° C |     |       |                         |
|                        |                                  | Min     | Max | Min      | Max | Min     | Max |       |                         |
| $t_{PLH}$<br>$t_{PHL}$ | Propagation Delay to Output      |         |     |          |     |         |     |       |                         |
|                        | D                                | 200     | 600 | 200      | 600 | 200     | 600 | ps    |                         |
|                        | $\overline{\text{EN}}$           | 275     | 675 | 275      | 675 | 275     | 675 | ps    |                         |
| $t_{Skew}$             | Within-device Skew               |         |     |          |     |         |     |       |                         |
|                        | Dn to Qn, $\overline{\text{Qn}}$ | 80      |     | 80       |     | 80      |     | ps    | (Note 1)                |
|                        | Dna to Qnb                       | 40      |     | 40       |     | 40      |     | ps    | (Note 2)                |
| $t_r$<br>$t_f$         | Rise/Fall Times<br>20 - 80%      | 275     | 700 | 275      | 700 | 275     | 700 | ps    |                         |

1. Within-device skew is defined as identical transitions on similar paths through a device.
2. Skew defined between common OR or common NOR outputs of a single gate.

5