

REVISIONS			
LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED
A	Added device type 04. Technical changes were implemented. Editorial changes throughout.	92-05-06	Monica L. Poelking
B	Added device types 05, 06, and 07. Technical changes to table I. Editorial changes throughout.	94-03-03	Monica L. Poelking
C	Changes in accordance with NOR 5962-R063-99.	99-05-27	Monica L. Poelking
D	Update boilerplate to MIL-PRF-38535 requirements. - CFS	05-10-03	Thomas M. Hess
E	Correct dimensioning on case outlines T, U, and X. - CFS	05-11-01	Thomas M. Hess


REV	D	D																		
SHEET	55	56																		
REV	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D
SHEET	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54
REV	E	E	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D
SHEET	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34
REV STATUS OF SHEETS			REV		E	D	D	D	D	D	D	D	D	D	D	D	D	D	D	E
			SHEET		1	2	3	4	5	6	7	8	9	10	11	12	13	14		

PMIC N/A	PREPARED BY Todd D. Creek		<p align="center">DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 http://www.dsccl.dla.mil</p> <p>MICROCIRCUIT, DIGITAL, CMOS, 16-BIT, MIL-STD-1750 MICROPROCESSOR MONOLITHIC SILICON</p>																	
<p align="center">STANDARD MICROCIRCUIT DRAWING</p> <p>THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE</p> <p align="center">AMSC N/A</p>	CHECKED BY Ray Monnin																			
	APPROVED BY Michael A. Frye																			
	DRAWING APPROVAL DATE 89-03-01																			
	REVISION LEVEL E	SIZE A	CAGE CODE 67268	5962-87665																
			SHEET 1 OF 56																	

1. SCOPE

1.1 Scope. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.

1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:



1.2.1 Device type(s). The device type(s) identify the circuit function as follows:

<u>Device type</u>	<u>Generic number</u>	<u>Circuit function</u>	<u>Speed</u>
01	P1750A-15	16-bit microprocessor	15 MHz
02	P1750A-20	16-bit microprocessor	20 MHz
03	P1750A-30	16-bit microprocessor	30 MHz
04	P1750A-40	16-bit microprocessor	40 MHz
05	P1750AE-20	16-bit microprocessor	20 MHz
06	P1750AE-30	16-bit microprocessor	30 MHz
07	P1750AE-40	16-bit microprocessor	40 MHz

1.2.2 Case outlines. The case outlines are as designated in MIL-STD-1835 and as follows:

<u>Outline letter</u>	<u>Descriptive designator</u>	<u>Terminals</u>	<u>Package style</u>
T	See figure 1.	64	Dual-in-line with gull-wing leads
U	See figure 1.	68	Leaded chip carrier with unformed leads
X	See figure 1.	64	Dual-in-line
Y	See figure 1.	68	Leaded chip carrier with gull-wing leads
Z	See figure 1.	68	Pin grid array

1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 2

1.3 Absolute maximum ratings.

Supply voltage range (V_{CC})	-0.5 V dc to +7.0 V dc
Input voltage range	-0.5 V dc to $V_{CC} + 0.5$ V dc
Storage temperature range	-65°C to +150°C
Input current range	-30 mA to +5 mA
Voltage applied to inputs range	-0.5 V dc to $V_{CC} + 0.5$ V dc
Current applied to any output	100 mA
Maximum power dissipation (P_D)	1.5 W ^{1/}
Lead temperature range (soldering, 10 seconds)	+300°C
Thermal resistance, junction-to-case (θ_{JC}):	
Cases T and X	8°C/W
Cases U and Y	5°C/W
Case Z	6°C/W

1.4 Recommended operating conditions.

Supply voltage range	4.5 V dc to 5.5 V dc
Case operating temperature range (T_C)	-55°C to +125°C
Operating worst case power dissipation (outputs open):	
Device type 01	0.25 W at 15 MHz
Device type 02	0.30 W at 20 MHz
Device type 03	0.35 W at 30 MHz
Device type 04	0.40 W at 40 MHz
Device type 05	0.40 W at 20 MHz
Device type 06	0.50 W at 30 MHz
Device type 07	0.60 W at 40 MHz

2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.
MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.
MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <http://assist.daps.dla.mil/quicksearch/> or <http://assist.daps.dla.mil> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

^{1/} Must withstand the added P_D due to short circuit test; e.g., I_{OS} .

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 3

3. REQUIREMENTS

3.1 Item requirements. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.

3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.2 herein and as specified on figure 1.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.

3.2.3 Functional block diagram. The functional block diagram shall be as specified on figure 3.

3.2.4 Timing waveforms and test circuits. The timing waveforms and test circuits shall be as specified on figure 4.

3.3 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.

3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

3.5 Marking. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.

3.5.1 Certification/compliance mark. A compliance indicator "C" shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator "C" shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used.

3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.

3.7 Certificate of conformance. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 Notification of change. Notification of change to DSCC-VA shall be required for any change that affects this drawing.

3.9 Verification and review. DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 Certification. Certification to MIL-STD-1750A VSW test version 2.2 shall be required and the manufacturer shall be listed on Air Force VSW Compliant Computer List.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 4

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions 4.5 V ≤ V _{CC} ≤ 5.5 V -55°C ≤ T _C ≤ +125°C unless otherwise specified	Group A subgroups	Device type	Limits		Unit
					Min	Max	
Input high level voltage	V _{IH}		1, 2, 3	All	2.0	V _{CC} + 0.5	V
Input low level voltage	V _{IL}		1, 2, 3	All	-0.5	0.8	V
Input clamp diode voltage	V _{CD}	V _{CC} = 4.5 V, I _{IN} = -18 mA	1, 2, 3	All		-1.2	V
High level output voltage	V _{OH}	I _{OH} = -8.0 mA, V _{CC} = 4.5 V	1, 2, 3	All	2.4		V
		I _{OH} = -300 μA, V _{CC} = 4.5 V			V _{CC} - 0.2		
Low level output voltage	V _{OL}	I _{OL} = 8.0 mA, V _{CC} = 4.5 V	1, 2, 3	All		0.5	V
		I _{OL} = 300 μA, V _{CC} = 4.5 V				0.2	
High level input current, except IB ₀ - IB ₁₅ , <u>BUS BUSY</u> , <u>BUS LOCK</u>	I _{IH1}	V _{IN} = V _{CC} , V _{CC} = 5.5 V	1, 2, 3	All		10	μA
High level input current, IB ₀ - IB ₁₅ , <u>BUS BUSY</u> , <u>BUS LOCK</u>	I _{IH2}	V _{IN} = V _{CC} , V _{CC} = 5.5 V	1, 2, 3	All		50	μA
Low level input current, except IB ₀ - IB ₁₅ , <u>BUS BUSY</u> , <u>BUS LOCK</u>	I _{IL1}	V _{IN} = GND, V _{CC} = 5.5 V	1, 2, 3	All		-10	μA
Low level input current, IB ₀ - IB ₁₅ , parity/IB ₁₆ , <u>BUS BUSY</u> , <u>BUS LOCK</u>	I _{IL2}	V _{IN} = GND, V _{CC} = 5.5 V	1, 2, 3	All		-50	μA
Output three-state current	I _{OZH}	V _{OUT} = 2.4 V, V _{CC} = 5.5 V	1, 2, 3	All		50	μA
Output three-state current	I _{OZL}	V _{OUT} = 0.5 V, V _{CC} = 5.5 V	1, 2, 3	All		-50	μA
Quiescent power supply current (CMOS input levels)	I _{CCQC}	V _{IN} < 0.2 V or V _{IN} > V _{CC} - 0.2 V, f = 0 MHz, outputs open, V _{CC} = 5.5 V	1, 2, 3	01, 02, 03, 04		10	mA
				05, 06, 07		20	
Quiescent power supply current (TTL input levels)	I _{CCQT}	V _{IN} = 3.4 V, f = 0 MHz, outputs open, V _{CC} = 5.5 V	1, 2, 3	All		50	mA
Dynamic power supply current	I _{CCD}	V _{IN} = 0 V to V _{CC} , t _r = t _f = 2.5 ns nominal, outputs open, V _{CC} = 5.5 V	1, 2, 3	01		40	mA
				02		50	
				03		60	
				04		70	
				05		70	
				06		85	
				07		100	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 5

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions 4.5 V ≤ V _{CC} ≤ 5.5 V -55°C ≤ T _C ≤ +125°C unless otherwise specified	Group A subgroups	Device type	Limits		Unit
					Min	Max	
Output short circuit current	I _{OS}	V _{OUT} = GND, V _{CC} = 5.5 V 1/	1, 2, 3	All	-25		mA
Input capacitance	C _{IN}	See 4.3.1c	4	All		10	pF
Output capacitance	C _{OUT}		4	All		15	pF
Bidirectional capacitance	C _{I/O}		4	All		15	pF
Functional tests		See 4.3.1d	7, 8				
BUS REQ	t _{c(BR)L}	See figure 4. 2/ V _{CC} = 4.5 V	9, 10, 11	01		45	ns
				02		33	
				03, 05, 06		25	
				04, 07		22	
BUS REQ	t _{c(BR)H}		9, 10, 11	01		45	ns
				02		33	
				03, 05, 06		25	
				04, 07		22	
BUS GNT setup	t _{BGV(C)}		9, 10, 11	01	5		ns
				02	5		
				03, 05, 06	5		
				04, 07	5		
BUS GNT hold	t _{c(BG)X}		9, 10, 11	01	5		ns
				02	5		
				03, 05, 06	5		
				04, 07	5		
BUS BUSY low	t _{c(BB)L}		9, 10, 11	01		35	ns
				02		25	
				03, 05, 06		24	
				04, 07		20	
BUS BUSY high	t _{c(BB)H}		9, 10, 11	01		35	ns
				02		25	
				03, 05, 06		20	
				04, 07		15	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 6

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions 4.5 V ≤ V _{CC} ≤ 5.5 V -55°C ≤ T _C ≤ +125°C unless otherwise specified	Group A subgroups	Device type	Limits		Unit
					Min	Max	
$\overline{\text{BUS BUSY}}$ setup	t _{BBV(C)}	See figure 4. $\frac{2}{V_{CC} = 4.5 \text{ V}}$	9, 10, 11	01	5		ns
				02	5		
				03, 05, 06	5		
				04, 07	5		
$\overline{\text{BUS BUSY}}$ hold	t _{C(BB)X}		9, 10, 11	01	5		ns
				02	5		
				03, 05, 06	5		
				04, 07	5		
$\overline{\text{BUS LOCK}}$ low	t _{C(BL)L}		9, 10, 11	01		50	ns
				02		30	
				03, 05, 06		25	
				04, 07		21	
$\overline{\text{BUS LOCK}}$ high	t _{C(BL)H}		9, 10, 11	01		50	ns
				02		30	
				03, 05, 06		20	
				04, 07		17	
$\overline{\text{BUS LOCK}}$ setup	t _{BLV(C)}		9, 10, 11	01	5		ns
				02	5		
				03, 05, 06	5		
				04, 07	5		
$\overline{\text{BUS LOCK}}$ hold	t _{C(BL)X(IN)}		9, 10, 11	01	5		ns
				02	5		
				03, 05, 06	5		
				04, 07	5		
$\overline{\text{M/IO}}$, $\overline{\text{R/W}}$ status	t _{C(ST)V}		9, 10, 11	01		45	ns
				02		30	
				03, 05, 06		25	
				04, 07		20	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 7

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions 4.5 V ≤ V _{CC} ≤ 5.5 V -55°C ≤ T _C ≤ +125°C unless otherwise specified	Group A subgroups	Device type	Limits		Unit
					Min	Max	
AS ₀ – AS ₃ , AK ₀ – AK ₃ , D/I status	t _{C(ST)V}	See figure 4. <u>2</u> / V _{CC} = 4.5 V	9, 10, 11	01		40	ns
				02		25	
				03, 05, 06		20	
				04, 07		20	
STRBA high	t _{C(SA)H}		9, 10, 11	01		25	ns
				02		22	
				03, 05, 06		17	
				04, 07		16	
STRBA low	t _{C(SA)L}		9, 10, 11	01		25	ns
				02		22	
				03, 05, 06		17	
				04, 07		16	
Address hold from STRBA low	t _{SAL(IBA)X}		9, 10, 11	01	5		ns
				02	5		
				03, 05, 06	5		
				04, 07	5		
RDYA setup	t _{RAV(C)}		9, 10, 11	01	5		ns
				02	5		
				03, 05, 06	5		
				04, 07	5		
RDYA hold	t _{C(RA)X}		9, 10, 11	01	5		ns
				02	5		
				03, 05, 06	5		
				04, 07	5		
$\overline{\text{STRBD}}$ low write	t _{C(SDW)L}		9, 10, 11	01		25	ns
				02		22	
				03, 05, 06		17	
				04, 07		14	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 8

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions 4.5 V ≤ V _{CC} ≤ 5.5 V -55°C ≤ T _C ≤ +125°C unless otherwise specified	Group A subgroups	Device type	Limits		Unit
					Min	Max	
$\overline{\text{STRBD}}$ high	t _{C(SD)H}	See figure 4. $\frac{2}{V_{CC} = 4.5 \text{ V}}$	9, 10, 11	01		25	ns
				02		22	
				03, 05, 06		17	
				04, 07		14	
$\overline{\text{STRBD}}$ low read	t _{C(SDR)L}		9, 10, 11	01		25	ns
				02		22	
				03, 05, 06		17	
				04, 07		14	
$\overline{\text{STRBD}}$ high	t _{(SDR)HIBDX}		9, 10, 11	01	0		ns
				02	0		
				03, 05, 06	0		
				04, 07	0		
$\overline{\text{STRBD}}$ high	t _{SDWH(IBD)X}		9, 10, 11	01	45		ns
				02	30		
				03, 05, 06	25		
				04, 07	17		
$\overline{\text{STRBD}}$ write	t _{SDL(SDH)}		9, 10, 11	01	50		ns
				02	40		
				03, 05, 06	26		
				04, 07	20		
RDYD setup	t _{RDV(C)}		9, 10, 11	01	5		ns
				02	5		
				03, 05, 06	5		
				04, 07	5		
RDYD hold	t _{C(RD)X}		9, 10, 11	01	5		ns
				02	5		
				03, 05, 06	5		
				04, 07	5		

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 9

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions 4.5 V ≤ V _{CC} ≤ 5.5 V -55°C ≤ T _C ≤ +125°C unless otherwise specified	Group A subgroups	Device type	Limits		Unit
					Min	Max	
IB ₀ – IB ₁₅	t _{C(IBA)V}	See figure 4. <u>2</u> / V _{CC} = 4.5 V	9, 10, 11	01		45	ns
				02		30	
				03, 05, 06		25	
				04, 07		20	
IB ₀ – IB ₁₅	t _{FC(IBA)X}		9, 10, 11	01	0		ns
				02	0		
				03, 05, 06	0		
				04, 07	0		
IB ₀ – IB ₁₅ setup	t _{IBDRV(C)}		9, 10, 11	01	5		ns
				02	5		
				03, 05, 06	5		
				04, 07	5		
IB ₀ – IB ₁₅ hold (read)	t _{C(IBD)X}		9, 10, 11	01	8		ns
				02	7		
				03, 05, 06	6		
				04, 07	5		
Data valid out (write)	t _{C(IBD)X}		9, 10, 11	01	0		ns
				02	0		
				03, 05, 06	0		
				04, 07	0		
IB ₀ – IB ₁₅	t _{FC(IBD)V}		9, 10, 11	01		45	ns
				02		30	
				03, 05, 06		25	
				04, 07		20	
SNEW	t _{C(SNW)}		9, 10, 11	01		45	ns
				02		30	
				03, 05, 06		26	
				04, 07		22	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 10

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions 4.5 V ≤ V _{CC} ≤ 5.5 V -55°C ≤ T _C ≤ +125°C unless otherwise specified	Group A subgroups	Device type	Limits		Unit
					Min	Max	
TRIGO RST	t _{FC(TGO)}	See figure 4. <u>2</u> / V _{CC} = 4.5 V	9, 10, 11	01		45	ns
				02		30	
				03, 05, 06		26	
				04, 07		22	
DMA enable	t _{RSTL(DMA ENL)}		9, 10, 11	01		45	ns
				02		40	
				03, 05, 06		35	
				04, 07		30	
DMA enable	t _{C(DME)}		9, 10, 11	01		45	ns
				02		40	
				03, 05, 06		35	
				04, 07		30	
Normal power up	t _{FC(NPU)}		9, 10, 11	01		45	ns
				02		40	
				03, 05, 06		35	
				04, 07		30	
Clock to major error unrecoverable	t _{C(ER)}		9, 10, 11	01		75	ns
				02		60	
				03, 05, 06		50	
				04, 07		45	
RESET	t _{RSTL(NPU)}		9, 10, 11	01		65	ns
				02		50	
				03, 05, 06		40	
				04, 07		30	
Console request	t _{REQV(C)}		9, 10, 11	01	0		ns
				02	0		
				03, 05, 06	0		
				04, 07	0		

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 11

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions 4.5 V ≤ V _{CC} ≤ 5.5 V -55°C ≤ T _C ≤ +125°C unless otherwise specified	Group A subgroups	Device type	Limits		Unit
					Min	Max	
Console request	t _{C(REQ)X}	See figure 4. <u>2</u> / V _{CC} = 4.5 V	9, 10, 11	01	10		ns
				02	10		
				03, 05, 06	10		
				04, 07	10		
Level sensitive faults	t _{FV(BB)H}		9, 10, 11	01	5		ns
				02	5		
				03, 05, 06	5		
				04, 07	5		
Level sensitive faults	t _{BB(F)X}		9, 10, 11	01	5		ns
				02	5		
				03, 05, 06	5		
				04, 07	5		
IOL ₁₋₂ INT setup user interrupt (0 – 5)	t _{IRV(C)}		9, 10, 11	01	0		ns
				02	0		
				03, 05, 06	0		
				04, 07	0		
Power down interrupt level sensitive hold	t _{C(IR)X}		9, 10, 11	01	10		ns
				02	10		
				03, 05, 06	10		
				04, 07	10		
Reset pulse width	t _{RSTL} (t _{RSTH})		9, 10, 11	01	30		ns
				02	25		
				03, 05, 06	20		
				04, 07	15		
Clock to three-state	t _{C(XX)Z}		9, 10, 11	01		30	ns
				02		22	
				03, 05, 06		17	
				04, 07		13	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 12

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions 4.5 V ≤ V _{CC} ≤ 5.5 V -55°C ≤ T _C ≤ +125°C unless otherwise specified	Group A subgroups	Device type	Limits		Unit
					Min	Max	
M/I _O , R/W, AS ₀ - AS ₃ , AK ₀ - AK ₃ , D/I status	t _{C(ST)X}	See figure 4. <u>2/</u> V _{CC} = 4.5 V	9, 10, 11	All	0		ns
Edge sensitive pulse width	t _{f(F)} , t ₁₍₁₎		9, 10, 11	All	5		ns
Clock rise and fall	t _r , t _f		9, 10, 11	All		5	ns


1/ Only one output may be shorted at a time.

2/ All timing parameters are composed of Three elements. The first "t" stands for timing. The second represents the "from" signal. The third in parentheses indicates "to" signal. When the CPU clock is one of the signal elements, either the rising edge "C" or the falling edge "FC" is referenced. When other elements are used, an additional suffix indicates the final logic level of the signal. "L"-low level, "H"-high level, "V"-valid, "Z"-high impedance, "X"-don't care, "LH"-low to high, "ZH"-high impedance to high, "R"-read cycle, and "W"-write cycle.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 13

Case T

Device types 01, 02, 03, 04, and 05.



Inches	mm	Inches	mm	Inches	mm	Inches	mm	Inches	mm	Inches	mm
.001	0.03	.008	0.20	.016	0.41	.040	1.01	.470	11.93	.620	15.74
.003	0.08	.010	0.25	.022	0.55	.050	1.27	.530	13.46	.868	22.04
.005	0.12	.015	0.38	.030	0.76	.150	3.81	.590	14.98	1.663	42.24

NOTES:


1. Dimensions are in inches.
2. Metric equivalents are given for general information only.
3. Unless otherwise specified, tolerances are .02 (0.5 mm) for two place decimals and .005 (0.13 mm) for three place decimals.
4. Case T is derived from Case X by forming the leads to the shown gullwing configuration.
5. The semicircular notches shown at each end of the package body may or may not be present.

FIGURE 1. Case outlines.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL E	SHEET 14

Case U

All device types.



Inches	mm	Inches	mm	Inches	mm	Inches	mm
.002	0.05	.012	0.30	.100	2.54	.570	14.48
.004	0.10	.02	0.5	.116	2.95	.800	20.32
.006	0.15	.020	0.51	.25	6.4	.955	24.25
.010	0.25	.050	1.27	.560	14.22	1.090	27.69

NOTES:


1. Dimensions are in inches.
2. Metric equivalents are given for general information only.
3. Unless otherwise specified, tolerances are .02 (0.5 mm) for two place decimals and .005 (0.13 mm) for three place decimals.
4. Pin 1 indicator can be a rectangle, dot, or triangle at specified location or referenced to the uniquely beveled corner.
5. Corners indicated as notched may be either notched or square.

FIGURE 1. Case outlines - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL E	SHEET 15

Case X

Device types 01, 02, 03, 04, and 05.



Inches	mm	Inches	mm	Inches	mm	Inches	mm	Inches	mm
.002	0.05	.015	0.38	.040	1.01	.470	11.93	.645	16.38
.005	0.12	.016	0.40	.050	1.27	.530	13.46	1.550	39.37
.008	0.20	.018	0.45	.185	4.70	.590	14.98	1.563	39.70
.010	0.25	.025	0.63	.265	6.73	.620	15.74		

NOTES:


1. Dimensions are in inches.
2. Metric equivalents are given for general information only.
3. Unless otherwise specified, tolerances are .02 (0.5 mm) for two place decimals and .005 (0.13 mm) for three place decimals.
4. The semicircular notches shown at each end of the package body may or may not be present.

FIGURE 1. Case outlines - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL E	SHEET 16

Case Y

All device types.



Inches	mm	Inches	mm	Inches	mm	Inches	mm	Inches	mm	Inches	mm
.004	0.10	.010	0.25	.016	0.41	.040	1.02	.115	2.92	.955	24.25
.005	0.12	.012	0.30	.020	0.50	.050	1.27	.570	14.48	1.010	25.65
.008	0.20	.015	0.38	.024	0.60	.100	2.54	.800	20.32	1.090	27.68

NOTES:


1. Dimensions are in inches.
2. Metric equivalents are given for general information only.
3. Unless otherwise specified, tolerances are .02 (0.5 mm) for two place decimals and .005 (0.13 mm) for three place decimals.
4. Pin 1 indicator can be a rectangle, dot, or triangle at specified location or referenced to the uniquely beveled corner.
5. Corners indicated as notched may be either notched or square (with radius).
6. Case Y is derived from Case U by forming the leads to the shown gullwing configuration.

FIGURE 1. Case outlines - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 17

Case Z

All device types.



Inches	mm	Inches	mm	Inches	mm	Inches	mm	Inches	mm
.016	0.41	.050	1.27	.098	2.49	.150	3.81	1.089	27.66
.020	0.50	.059	1.49	.100	2.54	.170	4.32	1.160	29.46
.040	1.01	.060	1.52	.120	3.04	1.010	25.65		


NOTES:

1. Dimensions are in inches.
2. Metric equivalents are given for general information only.
3. Unless otherwise specified, tolerances are .02 (0.5 mm) for two place decimals and .005 (0.13 mm) for three place decimals.
4. Corners except pin number 1 (ref.) can be either rounded or square.
5. All pins must be on the .100" grid.

FIGURE 1. Case outlines - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 18

Cases X and T



NOTE: For device types 03, 04, and 05, cases X or T, pins 19 and 46 are connected as shown. For device types 01 and 02, cases X or T, these pins are not internally connected to the die.

FIGURE 2. Terminal connections.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 19

Cases U and Y





FIGURE 2. Terminal connections - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 20

Case Z



Pin	Pin name	Pin	Pin name	Pin	Pin name	Pin	Pin name
B1	V _{CC}	L2	GND	K11	RDYD	A10	GND
B2	IB ₁₄	K2	UNRCV ER	K10	RDYA	B10	IOL ₁ INT
C1	IB ₁₃	L3	TIMER CLK	J11	BUS REQ	A9	USR ₅ INT
C2	IB ₁₂	K3	NML PWRUP	J10	STRBD	B9	USR ₄ INT
D1	IB ₁₁	L4	RESET	H11	STRBA	A8	USR ₃ INT
D2	IB ₁₀	K4	TRIGO RST	H10	CPU CLK	B8	USR ₂ INT
E1	IB ₉	L5	DMA EN	G11	AK ₀	A7	USR ₁ INT
E2	IB ₈	K5	CON REQ	G10	AK ₁	B7	USR ₀ INT
F1	GND	L6	V _{CC}	F11	AK ₂	A6	PWRDN INT
F2	IB ₇	K6	SNEW	F10	AK ₃	B6	GND
G1	IB ₆	L7	BUS LOCK	E11	GND	A5	MAJ ER
G2	IB ₅	K7	BUS GNT	E10	AS ₀	B5	SYSFLT ₁
H1	IB ₄	L8	BUS BUSY	D11	AS ₁	A4	SYSFLT ₀
H2	IB ₃	K8	M/I _O	D10	AS ₂	B4	EXT ADR ER
J1	IB ₂	L9	D/I	C11	AS ₃	A3	MEM PAR ER
J2	IB ₁	K9	R/W	C10	IOL ₂ INT	B3	MEM PRT ER
K1	IB ₀	L10	GND	B11	V _{CC}	A2	IB ₁₅

FIGURE 2. Terminal connections - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 21





FIGURE 3. Functional block diagram.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 22

Minimum write cycle timing diagram.




NOTE: All time measurements on active signals relate to the 1.5 volt level.

FIGURE 4. Timing waveforms and test circuits.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 23

Minimum read bus cycle timing diagram.




NOTE: All time measurements on active signals relate to the 1.5 volt level.

FIGURE 4. Timing waveforms and test circuits - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 24

Minimum write bus cycle, followed by a non-bus cycle, timing diagram.




NOTE: All time measurements on active signals relate to the 1.5 volt level.


FIGURE 4. Timing waveforms and test circuits - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 25


TRIGO RST discrete timing diagrams




Normal power up discrete timing



DMA EN discrete timing



X10 operations




NOTE: All time measurements on active signals relate to the 1.5 volt level.


FIGURE 4. Timing waveforms and test circuits - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 26


SNEW discrete timing diagram



External faults and interrupts timing diagram
Edge-sensitive interrupts and faults (SYSFLT₀, SYSFLT₁)
min. pulse width





Level-sensitive interrupts



NOTE: $t_{C(IR)_X}$ max = 35 clocks

Level-sensitive faults




NOTE: All time measurements on active signals relate to the 1.5 volt level.

FIGURE 4. Timing waveforms and test circuits - Continued.


STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 27

BUS acquisition



NOTE: A CPU contending for the BUS, will assert the $\overline{BUS REQ}$ line, and will acquire it when $\overline{BUS GNT}$ is asserted and the BUS is not locked ($\overline{BUS LOCK}$ is high).

Switching time test circuits



Parameter	V_O	V_{MEA}
t_{PLZ}	$\geq 3 V$.5 V
t_{PHZ}	0 V	$V_{CC} - .5 V$
t_{PXL}	$V_{CC}/2$	1.5 V
t_{PXH}	$V_{CC}/2$	1.5 V

NOTE: All time measurements on active signals relate to the 1.5 volt level.

FIGURE 4. Timing waveforms and test circuits - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 28

4. VERIFICATION

4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}\text{C}$, minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)
Interim electrical parameters (method 5004)	1, 2, 7, 8a
Final electrical test parameters (method 5004)	1*, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (method 5005)	1, 2, 3, 4, 7, 8, 9, 10, 11
Groups C and D end-point electrical parameters (method 5005)	1, 2, 3, 7, 8, 9, 10, 11

* PDA applies to subgroup 1.

4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

4.3.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroup 4 (C_{IN} , C_{OUT} , and $C_{I/O}$ measurements) shall be measured only for the initial test and after process or design changes which may affect input capacitance.
- d. Subgroups 7 and 8 shall include verifying the functionality of the device. The functional test shall achieve at least 95 percent coverage of all detectable single stuck-at-one logic faults. These tests form a part of the vendors test tape and shall be maintained and available from the approved sources of supply.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 29

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}\text{C}$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- c. For group D inspection only, electrical failures from subgroups 9, 10, 11 of table I can be used for group D subgroups 3 and 4 provided: they have passed subgroups 1, 2, 3, 7, 8, the device built-in functional test, been exposed to the full time/temperature exposure of burn-in and operate greater than or equal to 12 MHz. These devices shall be identified as non-shippable through the remainder of the testing.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.

6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.3 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.4 Record of users. Military and industrial users shall inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and the applicable SMD. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.

6.5 Comments. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.

6.6 Approved sources of supply. Approved sources of supply are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 30

6.7 Pin descriptions.

<u>Mnemonic</u>	<u>Name</u>	<u>Description</u>
CPU CLK	CPU clock	A single phase input clock signal 0 -40 MHz, 40 percent to 60 percent duty cycle.
TIMER CLK	Timer clock	A 100 KHz input that, after synchronization with CPU CLK provides the clock for timer A and timer B. If timers are used, the CPU CLK signal frequently must be > 300 KHz.
$\overline{\text{RESET}}$	Reset	An active low input that initializes the device.
$\overline{\text{CON REQ}}$	Console request	An active low input that initiates console operations after completion of the current instruction.
PWRDN INT	Power down interrupt	An interrupt request input that cannot be masked or disabled. This signal is active on the positive going edge or the high level, according to the interrupt mode bit in the configuration register.
USR ₀ INT- USR ₅ INT	User interrupts	Interrupt request input signals that are active on positive going edge or the high level, according to the interrupt mode bit in the configuration register.
IOL ₁ INT, IOL ₂ INT	I/O level interrupts	Active high interrupt request inputs that can be used to expand the number of user interrupts.
$\overline{\text{MEM PRT ER}}$	Memory protect error	An active low input generated by the MMU or BPU, or both and sampled by the BUS BUSY signal into the fault register (bit 0 CPU bus cycle, bit 1 if non-CPU bus cycle).
$\overline{\text{MEM PAR ER}}$	Memory parity error	An active low input sampled by the $\overline{\text{BUS BUSY}}$ signal into bit 2 of the fault register.
$\overline{\text{EXT ADR ER}}$	External address error	An active low input sampled by the $\overline{\text{BUS BUSY}}$ signal into the fault register (bit 5 or 8), depending on the cycle (memory or I/O).
SYSFLT ₀ , SYSFLT ₁	System fault 0, System fault 1	Asynchronous, positive edge-sensitive inputs that sets bit 7 (SYSFLT ₀) or bits 13 and 15 (SYSFLT ₁) in the fault register.
UNRCV ER	Unrecoverable error	An active high output that indicates the occurrence of an error classified as unrecoverable.
MAJ ER	Major error	An active high output that indicates the occurrence of an error classified as major.
D \bar{I}	Data or instruction	An output signal that indicates whether the current bus cycle access is for Data (high) or Instruction (low). It is three-state during bus cycles not assigned to this CPU. This line can be used as an additional memory address bit for systems that require separate data and program memory.
$\overline{\text{BUS REQ}}$	Bus request	An active low output that indicates the CPU requires the bus. It becomes inactive when the CPU has acquired the bus and started the bus cycle.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 31

<u>Mnemonic</u>	<u>Name</u>	<u>Description</u>
$\overline{\text{BUS GNT}}$	Bus grant	An active low input from an external arbiter that indicates the CPU currently has the highest priority bus request. If the bus is not used and not locked, the CPU may begin a bus cycle, commencing with the next CPU clock. A high level will hold the CPU in Hi-Z state (Bz), three-stating the IB bus status lines (D/I, R/W, M/I/O), strobes (STRBA, STRBD), and all the other lines that go three-state when this CPU does not have the bus.
$\overline{\text{BUS BUSY}}$	Bus busy	An active low, bidirectional signal used to establish the beginning and end of a bus cycle. The trailing edge (low-to-high transition) is used for sampling bits into the fault register. It is three-state in bus cycles <u>not assigned</u> to this CPU. However, the CPU monitors the <u>BUS BUSY</u> line for latching non-CPU bus cycle faults into the fault register.
$\overline{\text{BUS LOCK}}$	Bus lock	An active low, bidirectional signal used to lock <u>the bus for successive bus cycles.</u> <u>During non-locked bus cycles,</u> the BUS LOCK signal mimics the BUS BUSY signal. It is three-state during bus cycles not assigned to this CPU. The following instructions will lock the bus: INCM, DECM, SB, RB, TSB, SRM, STUB, and STLB.
DMA EN	Direct memory access enable	An active high output that indicates the DMA is enabled. It is disabled when the CPU is initialized (reset) and can be enabled or disabled under program control (I/O commands DMAE, DMAD).
NML PWRUP	Normal power-up	An active high output that is set when the CPU has successfully completed the built-in self test in the initialization sequence. It can be reset by the I/O command RNS.
SNEW	Start new	An active high output that indicates a new instruction is about to start executing in the next cycle.
$\overline{\text{TRIGO RST}}$	Trigger-go reset	An active low discrete output. This signal can be pulsed low under program control, I/O address 400B (Hex), and is automatically pulsed during processor initialization.
$\overline{\text{R/W}}$	Read or write	An output signal that indicates direction of data flow with respect to the current bus master. A high indicates a read or input operation and a low indicates a write or output operation. The signal is three-state during bus cycles not assigned to this CPU.
$\overline{\text{M/I/O}}$	Memory or I/O	An output signal that indicates whether the current bus cycle is memory (high) or I/O (low). This signal is three-state during bus cycles not assigned to this CPU.
STRBA	Address strobe	An active high output that can be used to externally latch the memory or I/O address at the high-to-low transition of the strobe. The signal is three-state during bus cycles not assigned to this CPU.
RDYA	Address ready	An active high input that can be used to extend the address phase of a bus cycle. When RDYA is not active, wait states are inserted by the device to accommodate slower memory or I/O devices.
$\overline{\text{STRBD}}$	Data strobe	An active low output that can be used to strobe data in memory and XIO cycles. This signal is three-state during bus cycles not assigned to this CPU.

**STANDARD
MICROCIRCUIT DRAWING**
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990

SIZE
A

5962-87665

REVISION LEVEL
D

SHEET
32

<u>Mnemonic</u>	<u>Name</u>	<u>Description</u>
RDYD	Data ready	An active high input that extends that data phase of a bus cycle. When RDYD is not active, wait states are inserted by the device to accommodate slower memory or I/O devices.
IB ₀ – IB ₁₅	Information bus	A bidirectional time-multiplexed address/data bus that is three-state during bus cycles not assigned to this CPU. IB ₀ is the most significant bit.
AK ₀ – AK ₃	Access key	Outputs used to match the access lock in the MMU for <u>memory</u> accesses (a mismatch will cause the MMU to pull the MEM PRT ER signal low), and also indicates processor state (PS). Privileged instructions can be executed with PS = 0 only. These signals are three-state during bus cycles not assigned to this CPU.
AS ₀ – AS ₃	Address state	Outputs that select the page register group in the MMU. It is three-state during bus cycles not assigned to this CPU. These outputs together with D/I can be used to expand the device direct addressing space to 4Mbytes, in a non-protected mode (no MMU). However, using this addressing mode may produce situations not specified in MIL-STD-1750.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 33

6.7.1 Instruction clock cycles. - Device types 01, 02, 03, and 04.

Instruction clock cycles - effect of wait states 1/

MIL-STD-1750 implemented instruction	Mnemonic	Address mode	Number of clock cycles						Notes	
			WO = Wait states instr. fetch							
			0	1	2	1	2	1		2
			WA = Wait states data R/W							
			0	0	0	1	1	2	2	
Integer arithmetic and logic										
Single precision add	A	R	4	5	6	5	6	5	6	
	A	B	11	12	13	13	14	14	15	
	A	BX	11	12	13	13	14	14	15	
	A	ISP	7	8	9	8	9	8	9	
	A	D	12	14	16	15	17	16	18	
	A	DX	12	14	16	15	17	16	18	
	A	IM	8	10	12	10	12	10	12	
Double precision add	DA	R	9	9	9	9	9	9	9	
	DA	D	21	22	23	24	25	26	27	
	DA	DX	21	22	23	24	25	26	27	
Single precision subtract	S	R	4	5	6	5	6	5	6	
	S	B	11	12	13	13	14	14	15	
	S	BX	11	12	13	13	14	14	15	
	S	ISP	7	8	9	8	9	8	9	
	S	D	12	14	16	15	17	16	18	
	S	DX	12	14	16	15	17	16	18	
	S	IM	8	10	12	10	12	10	12	
Double precision subtract	DS	R	9	9	9	9	9	9	9	
	DS	D	21	22	23	24	25	26	27	
	DS	DX	21	22	23	24	25	26	27	
Single precision multiply 16-bit product	MS	R	23	23	23	23	23	23	23	
	MS	ISP	26	26	26	26	26	26	26	
	MS	ISN	26	26	26	26	26	26	26	
	MS	D	31	32	33	33	34	34	35	
	MS	DX	31	32	33	33	34	34	35	
	MS	IM	27	28	29	28	29	28	29	
Single precision multiply 32-bit product	M	R	26	26	26	26	26	26	26	
	M	B	33	33	33	34	34	35	35	
	M	BX	33	33	33	34	34	35	35	
	M	D	34	35	36	36	37	37	38	
	M	DX	34	35	36	36	37	37	38	
	M	IM	30	31	32	31	32	31	32	
Double precision multiply	DM	R	69	69	69	69	69	69	69	
	DM	D	81	82	83	84	85	86	87	
	DM	DX	81	82	83	84	85	86	87	

See footnotes at end of list.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 34

Instruction clock cycles - effect of wait states - Continued. 1/

MIL-STD-1750 implemented instruction	Mnemonic	Address mode	Number of clock cycles								Notes			
			WO = Wait states instr. fetch											
			0	1	2	1	2	1	2	2				
WA = Wait states data R/W														
								0	0	0	1	1	2	2
Single precision divide 16-bit dividend	DV	R	58	58	58	58	58	58	58					
	DV	ISP	61	61	61	61	61	61	61					
	DV	ISN	61	61	61	61	61	61	61					
	DV	D	66	67	68	68	69	69	70					
	DV	DX	66	67	68	68	69	69	70					
	DV	IM	62	63	64	63	64	63	64					
Single precision divide 32-bit dividend	D	R	73	73	73	73	73	73	73					
	D	B	80	80	80	81	81	82	82					
	D	BX	80	80	80	81	81	82	82					
	D	D	81	82	83	83	84	84	85					
	D	DX	81	82	83	83	84	84	85					
	D	IM	77	78	79	78	79	78	79					
Double precision divide	DD	R	133	133	133	133	133	133	133					
	DD	D	145	146	147	148	149	150	151					
	DD	DX	145	146	147	148	149	150	151					
Increment memory by positive integer	INCM	D	15	16	17	18	19	20	21					
	INCM	DX	15	16	17	18	19	20	21					
Decrement memory by positive integer	DECM	D	16	18	20	20	22	22	24					
	DECM	DX	16	18	20	20	22	22	24					
Single precision absolute value	ABS	R	6	6	6	6	6	6	6	Pos. Number				
	ABS	R	9	9	9	9	9	9	9	Neg. Number				
Double precision absolute value	DABS	R	9	9	9	9	9	9	9	Pos. Number				
	DABS	R	12	12	12	12	12	12	12	Neg. Number				
Single precision negate	NEG	R	4	5	6	5	6	5	6					
Double precision negate	DNEG	R	9	9	9	9	9	9	9					
Single precision compare	C	R	4	5	6	5	6	5	6					
	C	B	11	12	13	13	14	14	15					
	C	BX	11	12	13	13	14	14	15					
	C	ISP	7	8	9	8	9	8	9					
	C	ISN	7	8	9	8	9	8	9					
	C	D	12	14	16	15	17	16	18					
	C	DX	12	14	16	15	17	16	18					
	C	IM	8	10	12	10	12	10	12					

See footnotes at end of list.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 35

Instruction clock cycles - effect of wait states - Continued. 1/

MIL-STD-1750 implemented instruction	Mnemonic	Address mode	Number of clock cycles								Notes				
			WO = Wait states instr. fetch												
			0	1	2	1	2	1	2	2					
WA = Wait states data R/W															
								0	0	0	1	1	2	2	
Compare between limits	CBL	D	24	25	26	27	28	29	30						
	CBL	DX	24	25	26	27	28	29	30						
Double precision compare	DC	R	6	6	6	6	6	6	6						
	DC	D	18	19	20	21	22	23	24						
	DC	DX	18	19	20	21	22	23	24						
Logical inclusive-OR	OR	R	4	5	6	5	6	5	6						
	OR	B	11	12	13	13	14	14	15						
	OR	BX	11	12	13	13	14	14	15						
	OR	D	12	14	16	15	17	16	18						
	OR	DX	12	14	16	15	17	16	18						
	OR	IM	8	10	12	10	12	10	12						
Logical exclusive-OR	XOR	R	4	5	6	5	6	5	6						
	XOR	D	12	14	16	15	17	16	18						
	XOR	DX	12	14	16	15	17	16	18						
	XOR	IM	8	10	12	10	12	10	12						
Logical AND	AND	R	4	5	6	5	6	5	6						
	AND	B	11	12	13	13	14	14	15						
	AND	BX	11	12	13	13	14	14	15						
	AND	D	12	14	16	15	17	16	18						
	AND	DX	12	14	16	15	17	16	18						
	AND	IM	8	10	12	10	12	10	12						
Logical NAND	NAND	R	4	5	6	5	6	5	6						
	NAND	D	12	14	16	15	17	16	18						
	NAND	DX	12	14	16	15	17	16	18						
	NAND	IM	8	10	12	10	12	10	12						
Floating point arithmetic															
Floating point add	FA	R	28	28	28	28	28	28	28						
	FA	B	39	39	39	41	41	43	43						
	FA	BX	39	39	39	41	41	43	43						
	FA	D	40	41	42	43	44	45	46						
	FA	DX	40	41	42	43	44	45	46						
Floating point add extended precision	EFA	R	50	50	50	50	50	50	50						
	EFA	D	66	67	68	70	71	73	74						
	EFA	DX	66	67	68	70	71	73	74						

See footnotes at end of list.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 36

Instruction clock cycles - effect of wait states - Continued. 1/

MIL-STD-1750 implemented instruction	Mnemonic	Address mode	Number of clock cycles							Notes			
			WO = Wait states instr. fetch										
			0	1	2	1	2	1	2				
WA = Wait states data R/W													
							0	0	0	1	1	2	2
Floating point subtract	FS	R	28	28	28	28	28	28	28				
	FS	B	39	39	39	41	41	43	43				
	FS	BX	39	39	39	41	41	43	43				
	FS	D	40	41	42	43	44	45	46				
	FS	DX	40	41	42	43	44	45	46				
Floating point subtract extended precision	EFS	R	50	50	50	50	50	50	50				
	EFS	D	66	67	68	70	71	73	74				
	EFS	DX	66	67	68	70	71	73	74				
Floating point multiply	FM	R	43	43	43	43	43	43	43				
	FM	B	54	54	54	56	56	58	58				
	FM	BX	54	54	54	56	56	58	58				
	FM	D	55	56	57	58	59	60	61				
	FM	DX	55	56	57	58	59	60	61				
Floating point multiply extended precision	EFM	R	99	99	99	99	99	99	99				
	EFM	D	112	113	114	116	117	119	120				
	EFM	DX	112	113	114	116	117	119	120				
Floating point divide	FD	R	89	89	89	89	89	89	89				
	FD	B	94	94	94	96	96	98	98				
	FD	BX	94	94	94	96	96	98	98				
	FD	D	95	96	97	98	99	100	101				
	FD	DX	95	96	97	98	99	100	101				
Floating point divide extended precision	EFD	R	183	183	183	183	183	183	183				
	EFD	D	190	191	192	194	195	197	198				
	EFD	DX	190	191	192	194	195	197	198				
Floating point compare	FC	R	6	6	6	6	6	6	6				
	FC	B	17	17	17	19	19	21	21				
	FC	BX	17	17	17	19	19	21	21				
	FC	D	18	19	20	21	22	23	24				
	FC	DX	18	19	20	21	22	23	24				
Floating point compare extended precision	EFC	R	17	17	17	17	17	17	17				
	EFC	D	33	34	35	37	38	40	41				
	EFC	DX	33	34	35	37	38	40	41				
Floating point absolute value	FABS	R	9	9	9	9	9	9	9	Pos. Number			
	FABS	R	21	21	21	21	21	21	21	Neg. Number			
Floating point negate	FNEG	R	18	18	18	18	18	18	18				

See footnotes at end of list.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 37

Instruction clock cycles - effect of wait states - Continued. 1/

MIL-STD-1750 implemented instruction	Mnemonic	Address mode	Number of clock cycles						Notes	
			WO = Wait states instr. fetch 0 1 2 1 2 1 2 WA = Wait states data R/W 0 0 0 1 1 2 2							
Convert floating point to 16-bit integer	FIX	R	22	23	24	23	24	23	24	
Convert 16-bit integer to floating point	FLT	R	16	17	18	17	18	17	18	
Convert floating point extended precision to 32-bit integer	EFIX	R	43	44	45	44	45	44	45	
Convert 32-bit integer to extended precision floating point	EFLT	R	25	26	27	26	27	26	27	
Bit operations										
Set bit	SB	R	4	5	6	5	6	5	6	
	SB	D	12	14	16	15	17	16	18	
	SB	DX	12	14	16	15	17	16	18	
	SB	I	16	18	20	20	22	22	24	
	SB	IX	16	18	20	20	22	22	24	
Reset bit	RB	R	4	5	6	5	6	5	6	
	RB	D	12	14	16	15	17	16	18	
	RB	DX	12	14	16	15	17	16	18	
	RB	I	16	18	20	20	22	22	24	
	RB	IX	16	18	20	20	22	22	24	
Test bit	TB	R	6	6	6	6	6	6	6	
	TB	D	14	15	16	16	17	17	18	
	TB	DX	14	15	16	16	17	17	18	
	TB	I	18	19	20	21	22	23	24	
	TB	IX	18	19	20	21	22	23	24	
Test and set bit	TSB	D	19	20	21	21	22	22	23	
	TSB	DX	19	20	21	21	22	22	23	
Set variable bit	SVBR	R	4	5	6	5	6	5	6	
reset variable bit	RVBR	R	4	5	6	5	6	5	6	
test variable bit	TVBR	R	6	6	6	6	6	6	6	

See footnotes at end of list.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 38

Instruction clock cycles - effect of wait states - Continued. 1/

MIL-STD-1750 implemented instruction	Mnemonic	Address mode	Number of clock cycles							Notes		
			WO = Wait states instr. fetch									
			0	1	2	1	2	1	2			
WA = Wait states data R/W												
0							0	0	1	1	2	2
Shift operations												
Shift left logical	SLL	R	9	9	9	9	9	9	9	One shift		
	SLL	R	1	1	1	1	1	1	1	Incremental		
Shift right logical	SRL	R	9	9	9	9	9	9	9	One shift		
	SRL	R	1	1	1	1	1	1	1	Incremental		
Shift right arithmetic	SRA	R	9	9	9	9	9	9	9	One shift		
	SRA	R	1	1	1	1	1	1	1	Incremental		
Shift left cyclic	SLC	R	9	9	9	9	9	9	9	One shift		
	SLC	R	1	1	1	1	1	1	1	Incremental		
Double shift left logical	DSLL	R	15	15	15	15	15	15	15	One shift		
	DSLL	R	1	1	1	1	1	1	1	Incremental		
Double shift right logical	DSRL	R	15	15	15	15	15	15	15	One shift		
	DSRL	R	1	1	1	1	1	1	1	Incremental		
Double shift right arithmetic	DSRA	R	15	15	15	15	15	15	15	One shift		
	DSRA	R	1	1	1	1	1	1	1	Incremental		
Double shift left cyclic	DSLCL	R	15	15	15	15	15	15	15	One shift		
	DSLCL	R	1	1	1	1	1	1	1	Incremental		
Shift logical count in register	SLR	R	12	12	12	12	12	12	12	No shift		
			15	15	15	15	15	15	15	Right		
	SLR	R	1	1	1	1	1	1	1	Incremental		
			18	18	18	18	18	18	18	Left		
Shift arithmetic count in register	SAR	R	12	12	12	12	12	12	12	No shift		
			15	15	15	15	15	15	15	Right		
	SAR	R	1	1	1	1	1	1	1	Incremental		
			18	18	18	18	18	18	18	Left		
Shift cyclic count in register	SCR	R	12	12	12	12	12	12	12	No shift		
			12	12	12	12	12	12	12	Right		
	SCR	R	1	1	1	1	1	1	1	Incremental		
			18	18	18	18	18	18	18	Left		
Double shift logical count in register	DSLRL	R	12	12	12	12	12	12	12	No shift		
			21	21	21	21	21	21	21	Right		
	DSLRL	R	1	1	1	1	1	1	1	Incremental		
			24	24	24	24	24	24	24	Left		
			1	1	1	1	1	1	1	Incremental		

See footnotes at end of list.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 39

Instruction clock cycles - effect of wait states - Continued. 1/

MIL-STD-1750 implemented instruction	Mnemonic	Address mode	Number of clock cycles							Notes
			WO = Wait states instr. fetch							
			0	1	2	1	2	1	2	
			WA = Wait states data R/W							
			0	0	0	1	1	2	2	
Double shift arithmetic count in register	DSAR	R	12	12	12	12	12	12	12	No shift Right Incremental Left Incremental
			21	21	21	21	21	21	21	
	1	1	1	1	1	1	1			
	24	24	24	24	24	24	24			
Double shift cyclic count in register	DSCR	R	12	12	12	12	12	12	No shift Right Incremental Left Incremental	
			21	21	21	21	21	21		21
	1	1	1	1	1	1	1			
	24	24	24	24	24	24	24			
1	1	1	1	1	1	1				
Load/store/exchange										
Load single precision	L	R	4	5	6	5	6	5	6	
	L	B	11	12	13	13	14	14	15	
	L	BX	11	12	13	13	14	14	15	
	L	ISP	4	5	6	5	6	5	6	
	L	ISN	4	5	6	5	6	5	6	
	L	D	12	14	16	15	17	16	18	
	L	DX	12	14	16	15	17	16	18	
	L	IM	8	10	12	10	12	10	12	
	L	IMX	8	10	12	10	12	10	12	
	L	I	16	18	20	20	22	22	24	
L	IX	16	18	20	20	22	22	24		
Load double precision	DL	R	9	9	9	9	9	9	9	
	DL	B	15	15	15	17	17	19	19	
	DL	BX	15	15	15	17	17	19	19	
	DL	D	16	17	18	19	20	21	22	
	DL	DX	16	17	18	19	20	21	22	
	DL	I	25	26	27	29	30	32	33	
DL	IX	25	26	27	29	30	32	33		
Load floating point extended precision	EFL	D	29	31	33	34	36	37	39	
	EFL	DX	29	31	33	34	36	37	39	
Load from upper byte	LUB	D	14	15	16	16	17	17	18	
	LUB	DX	14	15	16	16	17	17	18	
	LUB	I	18	19	20	21	22	23	24	
	LUB	IX	18	19	20	21	22	23	24	
Load from lower byte	LLB	D	12	14	16	15	17	16	18	
	LLB	DX	12	14	16	15	17	16	18	
	LLB	I	16	18	20	20	22	22	24	
	LLB	IX	16	18	20	20	22	22	24	

See footnotes at end of list.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 40

Instruction clock cycles - effect of wait states - Continued. 1/

MIL-STD-1750 implemented instruction	Mnemonic	Address mode	Number of clock cycles							Notes			
			WO = Wait states instr. fetch										
			0	1	2	1	2	1	2				
WA = Wait states data R/W													
							0	0	0	1	1	2	2
Store single precision	ST	B	11	12	13	13	14	14	15				
	ST	BX	11	12	13	13	14	14	15				
	ST	D	12	14	16	15	17	16	18				
	ST	DX	12	14	16	15	17	16	18				
	ST	I	16	18	20	20	22	22	24				
	ST	IX	16	18	20	20	22	22	24				
Store a positive constant	STC	D	12	14	16	15	17	16	18				
	STC	DX	12	14	16	15	17	16	18				
	STC	I	16	18	20	20	22	22	24				
	STC	IX	16	18	20	20	22	22	24				
Store double precision	DST	B	15	16	17	18	19	20	21				
	DST	BX	15	16	17	18	19	20	21				
	DST	D	16	18	20	20	22	22	24				
	DST	DX	16	18	20	20	22	22	24				
	DST	I	20	22	24	25	27	28	30				
	DST	IX	20	22	24	25	27	28	30				
Store register through mask	SRM	D	21	23	25	24	26	25	27	Bus lock			
	SRM	DX	21	23	25	24	26	25	27	Bus lock			
Store floating point extended precision	EFST	D	20	22	24	25	27	28	30				
	EFST	DX	20	22	24	25	27	28	30				
Store into upper byte	STUB	D	16	18	20	20	22	22	24	Bus lock			
	STUB	DX	16	18	20	20	22	22	24	Bus lock			
	STUB	I	20	22	24	25	27	28	30	Bus lock			
	STUB	IX	20	22	24	25	27	28	30	Bus lock			
Store into lower byte	STLB	D	16	18	20	20	22	22	24	Bus lock			
	STLB	DX	16	18	20	20	22	22	24	Bus lock			
	STLB	I	20	22	24	25	27	28	30	Bus lock			
	STLB	IX	20	22	24	25	27	28	30	Bus lock			
Exchange bytes in register words in register	XBR	R	6	6	6	6	6	6	6				
	XWR	R	6	6	6	6	6	6	6				
Multiple load/store													
Push multiple registers onto the stack	PSHM	R	18	18	18	21	21	24	24	One push			
	PSHM	R	10	10	10	11	11	12	12	Incremental			

See footnotes at end of list.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 41

Instruction clock cycles - effect of wait states - Continued. 1/

MIL-STD-1750 implemented instruction	Mnemonic	Address mode	Number of clock cycles							Notes
			WO = Wait states instr. fetch							
			0	1	2	1	2	1	2	
			WA = Wait states data R/W							
			0	0	0	1	1	2	2	
Pop multiple registers off the stack	POPM	R	23	24	25	25	26	26	27	One pop Incremental
	POPM	R	13	13	13	14	14	15	15	
Load multiple registers	LM	D	16	18	20	20	22	22	24	One load Incremental One load Incremental
	LM	D	4	4	4	5	5	6	6	
	LM	DX	16	18	20	20	22	22	24	
	LM	DX	4	4	4	5	5	6	6	
Store multiple registers	STM	D	15	17	19	18	20	19	21	One load Incremental One load Incremental
	STM	DX	4	4	4	5	5	6	6	
	STM	D	15	17	19	18	20	19	21	
	STM	DX	4	4	4	5	5	6	6	
Move multiple words memory-to-memory	MOV	D	10	11	12	11	12	11	12	No move One move Incremental
	MOV	D	36	37	38	39	40	41	42	
	MOV	D	8	8	8	10	10	12	12	
Program control										
Jump on condition	JC	D	8	10	12	10	12	10	12	No jump Jump No jump Jump No jump Jump No jump Jump
	JC	D	16	18	20	18	20	18	20	
	JC	DX	8	10	12	10	12	10	12	
	JC	DX	16	18	20	18	20	18	20	
	JC	I	12	14	16	15	17	16	18	
	JC	I	20	22	24	25	27	28	30	
	JC	IX	12	14	16	15	17	16	18	
	JC	IX	20	22	24	25	27	28	30	
Jump to subroutine	JS	D	12	15	18	15	18	15	18	
	JS	DX	12	15	18	15	18	15	18	
Subtract one and jump	SOJ	D	15	17	19	17	19	17	19	No jump Jump No jump Jump
	SOJ	D	15	19	23	19	23	19	23	
	SOJ	DX	15	17	19	17	19	17	19	
	SOJ	DX	15	19	23	19	23	19	23	
Branch unconditionally	BR	ICR	12	15	18	15	18	15	18	
Branch if equal to zero	BEZ	ICR	4	5	6	5	6	5	6	No branch Branch
	BEZ	ICR	12	15	18	15	18	15	18	
Branch if less than zero	BLT	ICR	4	5	6	5	6	5	6	No branch Branch
	BLT	ICR	12	15	18	15	18	15	18	

See footnotes at end of list.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 42

Instruction clock cycles - effect of wait states - Continued. 1/

MIL-STD-1750 implemented instruction	Mnemonic	Address mode	Number of clock cycles							Notes			
			WO = Wait states instr. fetch										
			0	1	2	1	2	1	2				
WA = Wait states data R/W													
							0	0	0	1	1	2	2
Branch if less than or equal to zero	BLE	ICR	4	5	6	5	6	5	6	No branch			
	BLE	ICR	12	15	18	15	18	15	18	Branch			
Branch if greater than zero	BGT	ICR	4	5	6	5	6	5	6	No branch			
	BGT	ICR	12	15	18	15	18	15	18	Branch			
Branch if not equal to zero	BNZ	ICR	4	5	6	5	6	5	6	No branch			
	BNZ	ICR	12	15	18	15	18	15	18	Branch			
Branch if greater than or equal to zero	BGE	ICR	4	5	6	5	6	5	6	No branch			
	BGE	ICR	12	15	18	15	18	15	18	Branch			
Branch to executive	BEX	S	101	103	105	112	113	121	123	No MMU			
	BEX	S	98	100	102	109	111	118	120	With MMU			
Load status	LST	D	38	38	38	38	38	38	38	No MMU			
	LST	D	41	41	41	41	41	41	41	With MMU			
	LST	DX	38	38	38	38	38	38	38	No MMU			
	LST	DX	41	41	41	41	41	41	41	With MMU			
	LST	I	44	44	44	44	44	44	44	No MMU			
	LST	I	47	47	47	47	47	47	47	With MMU			
	LST	IX	44	44	44	44	44	44	44	No MMU			
	LST	IX	47	47	47	47	47	47	47	With MMU			
Stack IC and jump to subroutine	SJS	D	19	19	19	19	19	19	19				
	SJS	DX	19	19	19	19	19	19	19				
Unstack IC and return from subroutine	URS	S	15	15	15	15	15	15	15				
No operation	NOP	S	4	4	4	4	4	4	4				
Break point	BPT	S	20	20	20	20	20	20	20	No console I/O			
Built-in function to implement external co-processor	BIF	D	35	35	35	35	35	35	35				
	BIF	DX	35	35	35	35	35	35	35				
	BIF	I	39	39	39	39	39	39	39				
	BIF	IX	39	39	39	39	39	39	39				

See footnotes at end of list.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 43

Instruction clock cycles - effect of wait states - Continued. 1/

MIL-STD-1750 implemented instruction	Mnemonic	Address mode	Number of clock cycles	Notes
			WO = Wait states instr. fetch 0 1 2 1 2 1 <u>2</u> WA = Wait states data R/W 0 0 0 1 1 2 2	
Execute input/output	XIO	IM	45	Input
	XIO	IMX	45	Input
	XIO	IM	33	Output
	XIO	IMX	33	Output
Vectored input/output <u>2/ 3/ 4/</u>	VIO	D	93	Overhead-in
	VIO	D	62	Incremental
	VIO	D	12	Incremental-unused
	VIO	DX	93	Overhead-in
	VIO	DX	62	Incremental
	VIO	DX	12	Incremental-unused
	VIO	D	84	Overhead-out
	VIO	D	53	Incremental
	VIO	D	12	Incremental-unused
	VIO	DX	84	Overhead-out
	VIO	DX	53	Incremental
	VIO	DX	12	Incremental-unused

1/ the number of clock cycles required by the CPU is listed as a function of the number of wait states. Both instruction fetch and data read/write wait states of 0, 1, and 2 clock cycles are shown in this list.

2/ Overhead-in is the input VIO instruction overhead including one XIO.

3/ Incremental is the number of cycles for each additional XIO.

4/ Incremental unused is the number of cycles for each unused bit(0) in the vector register.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 44

6.7.2 Instruction clock cycles. - Device types 05, 06, and 07.

Instruction clock cycles - effect of wait states 1/

MIL-STD-1750 implemented instruction	Mnemonic	Address mode	Number of clock cycles						Notes
			WO = Wait states instr. fetch 0 1 2 1 2 1 2 WA = Wait states data R/W 0 0 0 1 1 2 2						
Integer arithmetic and logic									
Single precision add	A	R	4	5	6	5	6	5	6
	A	B	10	11	12	12	13	13	14
	A	BX	10	11	12	12	13	13	14
	A	ISP	6	7	8	7	8	7	8
	A	D	12	14	16	15	17	16	18
	A	DX	12	14	16	15	17	16	18
Double precision add	DA	R	6	6	6	6	6	6	6
	DA	D	16	18	20	20	22	22	24
	DA	DX	18	19	20	21	22	23	24
Single precision subtract	S	R	4	5	6	5	6	5	6
	S	B	10	11	12	12	13	13	14
	S	BX	10	11	12	12	13	13	14
	S	ISP	6	7	8	7	8	7	8
	S	D	12	14	16	15	17	16	18
	S	DX	12	14	16	15	17	16	18
Double precision subtract	DS	R	6	6	6	6	6	6	6
	DS	D	16	18	20	20	22	22	24
	DS	DX	18	19	20	21	22	23	24
Single precision multiply 16-bit product	MS	R	4	5	6	5	6	5	5
	MS	ISP	6	7	8	7	8	7	13
	MS	ISN	6	7	8	7	8	7	13
	MS	D	12	14	16	15	17	16	17
	MS	DX	12	14	16	15	17	16	17
Single precision multiply 32-bit product	M	R	5	5	5	5	5	5	5
	M	B	11	11	11	12	12	13	13
	M	BX	11	11	11	12	12	13	13
	M	D	13	14	15	15	16	16	17
	M	DX	13	14	15	15	16	16	17
Double precision multiply	DM	R	9	9	9	9	9	9	9
	DM	D	17	19	21	21	23	23	25
	DM	DX	19	21	23	23	25	25	27

See footnotes at end of list.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 45

Instruction clock cycles - effect of wait states - Continued. 1/

MIL-STD-1750 implemented instruction	Mnemonic	Address mode	Number of clock cycles							Notes			
			WO = Wait states instr. fetch										
			0	1	2	1	2	1	2				
WA = Wait states data R/W													
							0	0	0	1	1	2	2
Single precision divide 16-bit dividend	DV	R	48	48	48	48	48	48	48				
	DV	ISP	50	50	50	50	50	50	50				
	DV	ISN	50	50	50	50	50	50	50				
	DV	D	52	52	52	53	53	54	54				
	DV	DX	54	54	54	55	55	56	56				
	DV	IM	52	53	54	53	54	53	54				
Single precision divide 32-bit dividend	D	R	58	58	58	58	58	58	58				
	D	B	64	65	66	65	66	65	66				
	D	BX	64	65	66	65	66	65	66				
	D	D	62	62	62	63	63	64	64				
	D	DX	64	64	64	65	65	66	66				
	D	IM	62	63	64	63	64	63	64				
Double precision divide	DD	R	88	88	88	88	88	88	88				
	DD	D	96	96	96	98	98	100	100				
	DD	DX	98	98	98	100	100	102	102				
Increment memory by positive integer	INCM	D	16	18	20	20	22	22	24				
	INCM	DX	16	18	20	20	22	22	24				
Decrement memory by positive integer	DECM	D	16	18	20	20	22	22	24				
	DECM	DX	16	18	20	20	22	22	24				
Single precision absolute value	ABS	R	4	5	6	5	6	5	6	Pos. Number			
	ABS	R	6	6	6	6	6	6	6	Neg. Number			
Double precision absolute value	DABS	R	6	6	6	6	6	6	6	Pos. Number			
	DABS	R	8	8	8	8	8	8	8	Neg. Number			
Single precision negate	NEG	R	4	5	6	5	6	5	6				
Double precision negate	DNEG	R	6	6	6	6	6	6	6				
Single precision compare	C	R	4	5	6	5	6	5	6				
	C	B	10	11	12	12	13	13	14				
	C	BX	10	11	12	12	13	13	14				
	C	ISP	6	7	8	7	8	7	8				
	C	ISN	6	7	8	7	8	7	8				
	C	D	12	14	16	15	17	16	18				
	C	DX	12	14	16	15	17	16	18				
	C	IM	8	10	12	10	12	10	12				

See footnotes at end of list.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 46

Instruction clock cycles - effect of wait states - Continued. 1/

MIL-STD-1750 implemented instruction	Mnemonic	Address mode	Number of clock cycles								Notes				
			WO = Wait states instr. fetch												
			0	1	2	1	2	1	2	2					
WA = Wait states data R/W															
								0	0	0	1	1	2	2	
Compare between limits	CBL	D	20	21	22	23	24	25	26						
	CBL	DX	20	21	22	23	24	25	26						
Double precision compare	DC	R	4	5	6	5	6	5	6						
	DC	D	16	18	20	20	22	22	24						
	DC	DX	16	18	20	20	22	22	24						
Logical inclusive-OR	OR	R	4	5	6	5	6	5	6						
	OR	B	10	11	12	12	13	13	14						
	OR	BX	10	11	12	12	13	13	14						
	OR	D	12	14	16	15	17	16	18						
	OR	DX	12	14	16	15	17	16	18						
	OR	IM	8	10	12	10	12	10	12						
Logical exclusive-OR	XOR	R	4	5	6	5	6	5	6						
	XOR	D	12	14	16	15	17	16	18						
	XOR	DX	12	14	16	15	17	16	18						
	XOR	IM	8	10	12	10	12	10	12						
Logical AND	AND	R	4	5	6	5	6	5	6						
	AND	B	10	11	12	12	13	13	14						
	AND	BX	10	11	12	12	13	13	14						
	AND	D	12	14	16	15	17	16	18						
	AND	DX	12	14	16	15	17	16	18						
	AND	IM	8	10	12	10	12	10	12						
Logical NAND	NAND	R	4	5	6	5	6	5	6						
	NAND	D	12	14	16	15	17	16	18						
	NAND	DX	12	14	16	15	17	16	18						
	NAND	IM	8	10	12	10	12	10	12						
Floating point arithmetic															
Floating point add	FA	R	18	18	18	18	18	18	18						
	FA	B	28	28	28	30	30	32	32						
	FA	BX	28	28	28	30	30	32	32						
	FA	D	26	26	26	28	28	30	30						
	FA	DX	28	28	28	30	30	32	32						
Floating point add extended precision	EFA	R	34	34	34	34	34	34	34						
	EFA	D	46	46	46	49	49	52	52						
	EFA	DX	48	48	48	51	51	54	54						

See footnotes at end of list.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 47

Instruction clock cycles - effect of wait states - Continued. 1/

MIL-STD-1750 implemented instruction	Mnemonic	Address mode	Number of clock cycles							Notes			
			WO = Wait states instr. fetch										
			0	1	2	1	2	1	2				
WA = Wait states data R/W													
							0	0	0	1	1	2	2
Floating point subtract	FS	R	18	18	18	18	18	18	18				
	FS	B	28	28	28	30	30	32	32				
	FS	BX	28	28	28	30	30	32	32				
	FS	D	26	26	26	28	28	30	30				
	FS	DX	28	28	28	30	30	32	32				
Floating point subtract extended precision	EFS	R	34	34	34	34	34	34	34				
	EFS	D	46	46	46	49	49	52	52				
	EFS	DX	48	48	48	51	51	54	54				
Floating point multiply	FM	R	9	9	9	9	9	9	9				
	FM	B	19	19	19	21	21	23	23				
	FM	BX	19	19	19	21	21	23	23				
	FM	D	17	19	21	21	23	23	23				
	FM	DX	19	21	23	23	25	25	27				
Floating point multiply extended precision	EFM	R	17	17	17	17	17	17	17				
	EFM	D	29	29	29	32	32	35	35				
	EFM	DX	31	31	31	34	34	37	37				
Floating point divide	FD	R	74	74	74	74	74	74	74				
	FD	B	84	84	84	86	86	88	88				
	FD	BX	84	84	84	86	86	88	88				
	FD	D	82	82	82	84	84	86	86				
	FD	DX	84	84	84	86	86	88	88				
Floating point divide extended precision	EFD	R	122	122	122	122	122	122	122				
	EFD	D	134	134	134	137	137	140	140				
	EFD	DX	136	136	136	139	139	142	142				
Floating point compare	FC	R	4	5	6	5	6	5	6				
	FC	B	14	15	16	17	18	19	20				
	FC	BX	14	15	16	17	18	19	20				
	FC	D	16	18	20	20	22	22	24				
	FC	DX	16	18	20	20	22	22	24				
Floating point compare extended precision	EFC	R	10	10	10	10	10	10	10				
	EFC	D	22	22	24	25	27	28	30				
	EFC	DX	24	24	26	27	29	30	32				
Floating point absolute value	FABS	R	6	6	6	6	6	6	6	Pos. Number			
	FABS	R	14	14	14	14	14	14	14	Neg. Number			
Floating point negate	FNEG	R	12	12	12	12	12	12	12				

See footnotes at end of list.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 48

Instruction clock cycles - effect of wait states - Continued. 1/

MIL-STD-1750 implemented instruction	Mnemonic	Address mode	Number of clock cycles							Notes
			WO = Wait states instr. fetch 0 1 2 1 2 1 2 WA = Wait states data R/W 0 0 0 1 1 2 2							
Convert floating point to 16-bit integer	FIX	R	14	14	14	14	14	14	14	
Convert 16-bit integer to floating point	FLT	R	10	10	10	10	10	10	10	
Convert floating point extended precision to 32-bit integer	EFIX	R	28	28	28	28	28	28	28	
Convert 32-bit integer to extended precision floating point	EFLT	R	16	16	16	16	16	16	16	
Bit operations										
Set bit	SB	R	4	5	6	5	6	5	6	
	SB	D	12	14	16	15	17	16	18	
	SB	DX	12	14	16	15	17	16	18	
	SB	I	16	18	20	20	22	22	24	
	SB	IX	16	18	20	20	22	22	24	
Reset bit	RB	R	4	5	6	5	6	5	6	
	RB	D	12	14	16	15	17	16	18	
	RB	DX	12	14	16	15	17	16	18	
	RB	I	16	18	20	20	22	22	24	
	RB	IX	16	18	20	20	22	22	24	
Test bit	TB	R	4	5	6	5	6	5	6	
	TB	D	12	14	16	15	17	16	18	
	TB	DX	12	14	16	15	17	16	18	
	TB	I	16	18	20	20	22	22	24	
	TB	IX	16	18	20	20	22	22	24	
Test and set bit	TSB	D	18	20	22	22	24	24	26	
	TSB	DX	18	20	22	22	24	24	26	
Set variable bit	SVBR	R	4	5	6	5	6	5	6	
reset variable bit	RVBR	R	4	5	6	5	6	5	6	
test variable bit	TVBR	R	4	5	6	5	6	5	6	

See footnotes at end of list.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 49

Instruction clock cycles - effect of wait states - Continued. 1/

MIL-STD-1750 implemented instruction	Mnemonic	Address mode	Number of clock cycles							Notes		
			WO = Wait states instr. fetch									
			0	1	2	1	2	1	2			
WA = Wait states data R/W												
0							0	0	1	1	2	2
Shift operations												
Shift left logical	SLL	R	6	6	6	6	6	6	6	One shift		
	SLL	R	1	1	1	1	1	1	1	Incremental		
Shift right logical	SRL	R	6	6	6	6	6	6	6	One shift		
	SRL	R	1	1	1	1	1	1	1	Incremental		
Shift right arithmetic	SRA	R	6	6	6	6	6	6	6	One shift		
	SRA	R	1	1	1	1	1	1	1	Incremental		
Shift left cyclic	SLC	R	6	6	6	6	6	6	6	One shift		
	SLC	R	1	1	1	1	1	1	1	Incremental		
Double shift left logical	DSLL	R	10	10	10	10	10	10	10	One shift		
	DSLL	R	1	1	1	1	1	1	1	Incremental		
Double shift right logical	DSRL	R	10	10	10	10	10	10	10	One shift		
	DSRL	R	1	1	1	1	1	1	1	Incremental		
Double shift right arithmetic	DSRA	R	10	10	10	10	10	10	10	One shift		
	DSRA	R	1	1	1	1	1	1	1	Incremental		
Double shift left cyclic	DSLCL	R	10	10	10	10	10	10	10	One shift		
	DSLCL	R	1	1	1	1	1	1	1	Incremental		
Shift logical count in register	SLR	R	8	8	8	8	8	8	8	No shift		
			10	10	10	10	10	10	10	Right		
	SLR	R	1	1	1	1	1	1	1	Incremental		
			12	12	12	12	12	12	12	Left		
Shift arithmetic count in register	SAR	R	8	8	8	8	8	8	8	No shift		
			10	10	10	10	10	10	10	Right		
	SAR	R	1	1	1	1	1	1	1	Incremental		
			12	12	12	12	12	12	12	Left		
Shift cyclic count in register	SCR	R	8	8	8	8	8	8	8	No shift		
			8	8	8	8	8	8	8	Right		
	SCR	R	1	1	1	1	1	1	1	Incremental		
			12	12	12	12	12	12	12	Left		
Double shift logical count in register	DSLRL	R	8	8	8	8	8	8	8	No shift		
			14	14	14	14	14	14	14	Right		
	DSLRL	R	1	1	1	1	1	1	1	Incremental		
			16	16	16	16	16	16	16	Left		
			1	1	1	1	1	1	1	Incremental		

See footnotes at end of list.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 50

Instruction clock cycles - effect of wait states - Continued. 1/

MIL-STD-1750 implemented instruction	Mnemonic	Address mode	Number of clock cycles							Notes		
			WO = Wait states instr. fetch									
			0	1	2	1	2	1	2			
WA = Wait states data R/W												
0							0	0	1	1	2	2
Double shift arithmetic count in register	DSAR	R	8	8	8	8	8	8	8	No shift Right Incremental Left Incremental		
			14	14	14	14	14	14	14			
	1	1	1	1	1	1	1					
	16	16	16	16	16	16	16					
Double shift cyclic count in register	DSCR	R	8	8	8	8	8	8	No shift Right Incremental Left Incremental			
			14	14	14	14	14	14		14		
	1	1	1	1	1	1	1					
	16	16	16	16	16	16	16					
Load/store/exchange												
Load single precision	L	R	4	5	6	5	6	5	6			
	L	B	10	11	12	12	13	13	14			
	L	BX	10	11	12	12	13	13	14			
	L	ISP	4	5	6	5	6	5	6			
	L	ISN	4	5	6	5	6	5	6			
	L	D	12	14	16	15	17	16	18			
	L	DX	12	14	16	15	17	16	18			
	L	IM	8	10	12	10	12	10	12			
	L	IMX	8	10	12	10	12	10	12			
	L	I	16	18	20	20	22	22	24			
L	IX	16	18	20	20	22	22	24				
Load double precision	DL	R	6	6	6	6	6	6	6			
	DL	B	14	14	14	16	16	18	18			
	DL	BX	14	14	14	16	16	18	18			
	DL	D	16	18	20	20	22	22	24			
	DL	DX	16	18	20	20	22	22	24			
	DL	I	22	24	26	27	29	30	32			
Load floating point extended precision	EFL	D	20	22	24	25	27	28	30			
	EFL	DX	20	22	24	25	27	28	30			
Load from upper byte	LUB	D	12	14	16	15	17	16	18			
	LUB	DX	12	14	16	15	17	16	18			
	LUB	I	16	18	20	20	22	22	24			
	LUB	IX	16	18	20	20	22	22	24			
Load from lower byte	LLB	D	12	14	16	15	17	16	18			
	LLB	DX	12	14	16	15	17	16	18			
	LLB	I	16	18	20	20	22	22	24			

See footnotes at end of list.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 51

Instruction clock cycles - effect of wait states - Continued. 1/

MIL-STD-1750 implemented instruction	Mnemonic	Address mode	Number of clock cycles							Notes			
			WO = Wait states instr. fetch										
			0	1	2	1	2	1	2				
WA = Wait states data R/W													
							0	0	0	1	1	2	2
Store single precision	ST	B	10	11	12	12	13	13	14				
	ST	BX	10	11	12	12	13	13	14				
	ST	D	12	14	16	15	17	16	18				
	ST	DX	12	14	16	15	17	16	18				
	ST	I	16	18	20	20	22	22	24				
	ST	IX	16	18	20	20	22	22	24				
Store a positive constant	STC	D	12	14	16	15	17	16	18				
	STC	DX	12	14	16	15	17	16	18				
	STC	I	16	18	20	20	22	22	24				
	STC	IX	16	18	20	20	22	22	24				
Store double precision	DST	B	14	15	16	17	18	19	20				
	DST	BX	14	15	16	17	18	19	20				
	DST	D	16	18	20	20	22	22	24				
	DST	DX	16	18	20	20	22	22	24				
	DST	I	20	22	24	25	27	28	30				
	DST	IX	20	22	24	25	27	28	30				
Store register through mask	SRM	D	18	20	22	22	24	24	26	Bus lock			
	SRM	DX	18	20	22	22	24	24	26	Bus lock			
Store floating point extended precision	EFST	D	20	22	24	25	27	28	30				
	EFST	DX	20	22	24	25	27	28	30				
Store into upper byte	STUB	D	16	18	20	20	22	22	24	Bus lock			
	STUB	DX	16	18	20	20	22	22	24	Bus lock			
	STUB	I	20	22	24	25	26	28	30	Bus lock			
	STUB	IX	20	22	24	25	26	28	30	Bus lock			
Store into lower byte	STLB	D	16	18	20	20	22	22	24	Bus lock			
	STLB	DX	16	18	20	20	22	22	24	Bus lock			
	STLB	I	20	22	24	25	27	28	30	Bus lock			
	STLB	IX	20	22	24	25	27	28	30	Bus lock			
Exchange bytes in register words in register	XBR	R	4	5	6	5	6	5	6				
	XWR	R	4	5	6	5	6	5	6				
Multiple load/store													
Push multiple registers onto the stack	PSHM	R	16	17	18	18	19	19	20	One push			
	PSHM	R	8	8	8	9	9	10	10	Incremental			

See footnotes at end of list.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 52

Instruction clock cycles - effect of wait states - Continued. 1/

MIL-STD-1750 implemented instruction	Mnemonic	Address mode	Number of clock cycles							Notes			
			WO = Wait states instr. fetch										
			0	1	2	1	2	1	2				
WA = Wait states data R/W													
							0	0	0	1	1	2	2
Pop multiple registers off the stack	POPM	R	18	19	20	20	21	21	22	One pop Incremental			
	POPM	R	10	10	10	11	11	12	12				
Load multiple registers	LM	D	16	18	20	19	21	20	22	One load Incremental One load Incremental			
	LM	D	4	4	4	5	5	6	6				
	LM	DX	16	18	20	19	21	20	22				
	LM	DX	4	4	4	5	5	6	6				
Store multiple registers	STM	D	14	16	18	17	19	18	20	One load Incremental One load Incremental			
	STM	DX	4	4	4	5	5	6	6				
	STM	D	14	16	18	17	19	18	20				
	STM	DX	4	4	4	5	5	6	6				
Move multiple words memory-to-memory	MOV	D	8	9	10	9	10	9	10	No move One move Incremental			
	MOV	D	24	26	28	27	29	28	30				
	MOV	D	8	8	8	10	10	12	12				
Program control													
Jump on condition	JC	D	8	10	12	10	12	10	12	No jump Jump No jump Jump No jump Jump No jump Jump			
	JC	D	8	10	12	10	12	10	12				
	JC	DX	10	12	14	12	14	12	14				
	JC	DX	10	12	14	12	14	12	14				
	JC	I	12	14	16	15	17	16	18				
	JC	I	12	14	16	15	17	16	18				
	JC	IX	14	16	18	17	19	18	20				
	JC	IX	14	16	18	17	19	18	20				
Jump to subroutine	JS	D	10	12	14	12	14	12	14				
	JS	DX	10	12	14	12	14	12	14				
Subtract one and jump	SOJ	D	14	17	20	17	20	17	20	No jump Jump No jump Jump			
	SOJ	D	10	11	12	11	12	11	12				
	SOJ	DX	16	19	22	19	22	19	22				
	SOJ	DX	12	13	14	13	14	13	14				
Branch unconditionally	BR	ICR	8	10	12	10	12	10	12				
Branch if equal to zero	BEZ	ICR	4	5	6	5	6	5	6	No branch Branch			
	BEZ	ICR	8	10	12	10	12	10	12				
Branch if less than zero	BLT	ICR	4	5	6	5	6	5	6	No branch Branch			
	BLT	ICR	8	10	12	10	12	10	12				

See footnotes at end of list.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 53

Instruction clock cycles - effect of wait states - Continued. 1/

MIL-STD-1750 implemented instruction	Mnemonic	Address mode	Number of clock cycles							Notes			
			WO = Wait states instr. fetch										
			0	1	2	1	2	1	2				
WA = Wait states data R/W													
							0	0	0	1	1	2	2
Branch if less than or equal to zero	BLE	ICR	4	5	6	5	6	5	6	No branch			
	BLE	ICR	8	10	12	10	12	10	12	Branch			
Branch if greater than zero	BGT	ICR	4	5	6	5	6	5	6	No branch			
	BGT	ICR	8	10	12	10	12	10	12	Branch			
Branch if not equal to zero	BNZ	ICR	4	5	6	5	6	5	6	No branch			
	BNZ	ICR	8	10	12	10	12	10	12	Branch			
Branch if greater than or equal to zero	BGE	ICR	4	5	6	5	6	5	6	No branch			
	BGE	ICR	8	10	12	10	12	10	12	Branch			
Branch to executive	BEX	S	71	77	77	88	88	89	89	No MMU			
	BEX	S	75	75	75	86	86	97	97	With MMU			
Load status	LST	D	32	34	36	37	39	40	42	No MMU			
	LST	D	34	36	38	39	41	42	44	With MMU			
	LST	DX	32	34	36	37	39	40	42	No MMU			
	LST	DX	34	36	38	39	41	42	44	With MMU			
	LST	I	38	40	42	44	46	48	50	No MMU			
	LST	I	40	42	44	46	48	50	52	With MMU			
	LST	IX	38	40	42	44	46	48	50	No MMU			
	LST	IX	40	42	44	46	48	50	52	With MMU			
Stack IC and jump to subroutine	SJS	D	14	16	18	17	19	18	20				
	SJS	DX	14	16	18	17	19	18	20				
Unstack IC and return from subroutine	URS	S	14	16	18	17	19	18	20				
No operation	NOP	S	4	4	4	4	4	4	4				
Break point	BPT	S	14	14	14	14	14	14	14	No console I/O			
Built-in function to implement external co-processor	BIF	D	30	31	32	32	33	33	34				
	BIF	DX	30	31	32	32	33	33	34				
	BIF	I	34	35	36	36	37	37	38				
	BIF	IX	34	35	36	36	37	37	38				

See footnotes at end of list.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 54

Instruction clock cycles - effect of wait states - Continued. 1/

MIL-STD-1750 implemented instruction	Mnemonic	Address mode	Number of clock cycles	Notes
			WO = Wait states instr. fetch 0 1 2 1 2 1 <u>2</u> WA = Wait states data R/W 0 0 0 1 1 2 2	
Execute input/output	XIO	IM	34	Input
	XIO	IMX	34	Input
	XIO	IM	24	Output
	XIO	IMX	24	Output
Vectored input/output <u>2/ 3/ 4/</u>	VIO	D	70	Overhead-in
	VIO	D	44	Incremental
	VIO	D	8	Incremental-unused
	VIO	DX	70	Overhead-in
	VIO	DX	44	Incremental
	VIO	DX	8	Incremental-unused
	VIO	D	62	Overhead-out
	VIO	D	36	Incremental
	VIO	D	8	Incremental-unused
	VIO	DX	62	Overhead-out
	VIO	DX	36	Incremental
	VIO	DX	8	Incremental-unused

1/ the number of clock cycles required by the CPU is listed as a function of the number of wait states. Both instruction fetch and data read/write wait states of 0, 1, and 2 clock cycles are shown in this list.

2/ Overhead-in is the input VIO instruction overhead including one XIO.

3/ Incremental is the number of cycles for each additional XIO.

4/ Incremental unused is the number of cycles for each unused bit(0) in the vector register.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 55

6.7.2.1 Instruction clock cycles built-in functions. - Device types 05, 06, and 07 only.

Instruction	Mnemonic	Address mode	# of clocks	Notes
Memory parametric dot product single	VDPS	4F3(RA)	10+(8N)	Interruptible
Memory parametric dot product double	VDPD	4F1(RA)	10+(16N)	Interruptible
3 X 3 register dot product	R3DP	4F03	6	
Double precision multiply accumulate	MACD	4F02	8	
Polynomial	POLY	4F06	7N-2	
Clear accumulator	CLAC	4F00	4	
Store accumulator (32-bit)	STA	4F08	7	
Store accumulator (48-bit)	STAL	4F04	11	
Load accumulator (32-bit)	LAC	4F05	9	
Load accumulator long (48-bit)	LACL	4F07	9	
Move MMU page block	MMPG	4F0F		Privileged
Load timer A reset register	LTAR	4F0D	4	
Load timer B reset register	LTBR	4F0E	4	

NOTE: 6.7.1 and 6.7.2 show the number of basic CPU clock cycles required for each device type to execute listed instructions. Specific application code may require additional clock cycles due to operand dependencies which are created by the sequence of instructions in the application code. These operand dependent additional clock cycles are not included in 6.7.1 and 6.7.2.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87665
		REVISION LEVEL D	SHEET 56

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 05-11-01

Approved sources of supply for SMD 5962-87665 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at <http://www.dscclia.mil/Programs/Smcr/>.

Standard microcircuit drawing PIN <u>1/</u>	Vendor CAGE number	Vendor similar PIN <u>2/</u>
5962-8766501TA	3DTT2	P1750A-15GMB
5962-8766501UA	3DTT2	P1750A-15QLMB
5962-8766501XA	3DTT2	P1750A-15CMB
5962-8766501YA	3DTT2	P1750A-15QGMB
5962-8766501ZA	3DTT2	P1750A-15PGMB
5962-8766502TA	3DTT2	P1750A-20GMB
5962-8766502UA	3DTT2	P1750A-20QLMB
5962-8766502XA	3DTT2	P1750A-20CMB
5962-8766502YA	3DTT2	P1750A-20QGMB
5962-8766502ZA	3DTT2	P1750A-20PGMB
5962-8766503TA	3DTT2	P1750A-30GMB
5962-8766503UA	3DTT2	P1750A-30QLMB
5962-8766503XA	3DTT2	P1750A-30CMB
5962-8766503YA	3DTT2	P1750A-30QGMB
5962-8766503ZA	3DTT2	P1750A-30PGMB
5962-8766504TA	3DTT2	P1750A-40GMB
5962-8766504UA	3DTT2	P1750A-40QLMB
5962-8766504XA	3DTT2	P1750A-40CMB
5962-8766504YA	3DTT2	P1750A-40QGMB
5962-8766504ZA	3DTT2	P1750A-40PGMB
5962-8766505TA	3DTT2	P1750AE-20GMB
5962-8766505UA	3DTT2	P1750AE-20QLMB
5962-8766505XA	3DTT2	P1750AE-20CMB
5962-8766505YA	3DTT2	P1750AE-20QGMB
5962-8766505ZA	3DTT2	P1750AE-20PGMB
5962-8766506UA	3DTT2	P1750AE-30QLMB
5962-8766506YA	3DTT2	P1750AE-30QGMB
5962-8766506ZA	3DTT2	P1750AE-30PGMB
5962-8766507UA	3DTT2	P1750AE-40QLMB
5962-8766507YA	3DTT2	P1750AE-40QGMB
5962-8766507ZA	3DTT2	P1750AE-40PGMB

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- 2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Continued on next sheet.

STANDARD MICROCIRCUIT DRAWING BULLETIN - Continued.

DATE: 05-XX-XX

Vendor CAGE
number

3DTT2

Vendor name
and address

Pyramid Semiconductor Corporation
1340 Bordeaux Drive
Sunnyvale, CA 94089

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.