



# YDA165

## D-4HP3

MONO 3.3W Non-Clip DIGITAL AUDIO POWER AMPLIFIER

### Overview


YDA165 is a one-chip audio subsystem that integrates a monaural loudspeaker amplifier and a stereo headphone amplifier. Two sets of input signal are supported, and each can be configured either as a pair of single-ended stereo inputs or as a differential monaural input. Each set of input goes through mixing, volume-setting, and muting circuits that are controlled through the I2C compliant interface provided. Headphone amplifier employs an advanced class-G technology with an high efficiency charge-pump power supply, achieving higher output power (64mW) without compromising low-level output efficiencies. Speaker amplifier outputs 1000mW (4.2V, 8Ω, THD+N = 1%) the highest in its class, and introduces new Noise Gate function in addition to Yamaha Non-Clip and Power Limit. Noise Gate shuts off the output of the residual noise when output level is low, thus achieving very high SNR. Speaker amplifier also comes with over-current protection, high-temperature protection, and DC-output protection.

#### ● Speaker Amplifier (Class-D)

- Max. Output 3.3W (5.0V, 4Ω, THD+N=10%)  
1000mW (4.2V, 8Ω, THD+N=1%)
- THD+N 0.045% (3.6V, 8Ω, Po=0.35W, 1kHz)
- SNR 96.4dB (3.6V, THD+N=1%, Noise Gate)
- Non-Clip2, Power Limiter, and Noise Gate functions
- Overcurrent protection, high temperature protection, and DC output protection

#### ● Headphone Amplifier (Capless Advanced Class-G)

- Max. Output 64mW (3.6V, 16Ω, THD+N=1%)
- THD+N 0.01% (3.6V, 32Ω, Po=5mW, 1kHz)
- SNR 97dB (3.6V, 16Ω)
- Ultra Low pop noise
- Lead-free package (YDA165-PZ; 20-ball, WLCSP)
- Size 2.07mm(W)×2.60mm(D)×0.60mm(H)




YAMAHA CORPORATION

YDA165 Catalog
CATALOG No. LSI-4DA165A20
2010.11

## ■ Features


### ● Speaker Amplifier Function

The YDA165 speaker amplifier has the following three special features:



### ● 1. Non-Clip2 Function

The Non-Clip2 is the function that reduces the output distortion by automatically controlling the PWM amplifier gain in case the speaker amplifier output is clipped at the supply voltage.



In addition, it is possible to set any amount of harmonic distortion of the PWM amplifier gain.

Setting values: THD= ≤1%, 3%, 5%, 10%, 13%, 15%, 20%

And this Non-Clip2 function is also useful for the application whose supply voltage ( $V_{SPVDD}$ ), such as batteries etc, fluctuates.

## ● 2. Power Limiter Function


The Power Limit function is provided for the purpose of limiting the output power to reduce the overload of a speaker.\*

And, even in the distortion characteristics, this function limits the output distortion to  $THD+N \leq 1\%$  (as seen in Non-Clip function) to achieve high sound quality. The power limit level is constant regardless of the supply voltage because it is based on the internal absolute voltage of the device.

\* This function does not always protect speakers.

A power limit level, ranging from 570mW to 1000mW in 12 steps, can be set by using the register.

Limit levels: 570mW, 600mW, 635mW, 670mW, 700mW, 735mW  
770mW, 800mW, 850mW, 900mW, 950mW, 1000mW




## ● 3. Noise Gate Function

The Noise Gate function is the function that removes unwanted noise coming in at no-signal state.

This function automatically mutes the output when a signal level becomes lower than the threshold level.

This removes TDMA or DAC noise etc. coming in at no-signal state, thus achieving the low-noise characteristics.

In addition, the following values can be configured precisely: threshold level, attack time, release time, etc.




\* MUTE: Attenuated by approx. -40dB (typ.)

This Noise Gate function is based on the Non-Clip technology, controlling the analog circuitry adequately, thus allowing for Yamaha's unique natural sound.

◆ **Noise Gate Detection Method**


The Noise Gate detects the attenuator output level or the attenuator input level to mute the speaker output if the detection level is lower than the threshold level.



Noise Gate Detection - Conceptual Diagram

◆ **Noise Gate Characteristics**

The figure below shows the Noise Gate I/O characteristics:




Noise Gate I/O characteristics

In addition, the Noise Gate can lower the threshold of the sound being heard by setting the detection level to the attenuator input signal level to lower the attenuation.

● **4.Quick Start/Quick Mute Function**


This function reduces pop noise that may occur at startup/shutdown, by varying the envelope of a speaker amplifier output at a slow rate. This function, even in a high-speed startup/shutdown operation, reduces intermittent sound break considerably to eliminate uncomfortable sound.





● **Headphone Amplifier’s Features**

The YDA165’s headphone amplifier is based on Yamaha’s unique “Advanced Class-G” method and achieves high efficiency by optimizing its supply voltages according to the output power.

The headphone amplifier supply voltages (REFCP+, REFCP-) vary according to the output amplitude as shown below:



◆ Power Consumption (Measured value)





\* Indicates the overall IC consumption power.

Advanced Class-G:

Amplifiers based on this method, reducing the power supply current capability in a very small output power, have higher efficiency than those based on the general Class-G method.

■ Pin Assignment



## ■ Pin Description


No.	Pin Name	I/O	Description
A1	HPOUTR	O	Headphone amplifier output pin (Rch.)
A2	HPOUTL	O	Headphone amplifier output pin (Lch.)
A3	REFCP-	O	Charge pump output pin (-)
A4	CP+	O	Charge pump pin (+)
A5	CP-	O	Charge pump pin (-)
B1	GND	GND	GND pin
B2	SDA	ISOD	I <sup>2</sup> C serial data pin
B3	SCL	IS	I <sup>2</sup> C serial clock pin
B4	AVDD	Power	Analog circuit power supply pin
B5	REFCP+	O	Charge pump output pin (+)
C1	LIN1	A	Stereo input pin 1 (Lch.) (See Note.)
C2	RIN1	A	Stereo input pin 1 (Rch.) (See Note.)
C3	VREF	A	Analog reference voltage pin
C4	SPGND	GND	Speaker amplifier output GND pin
C5	SPOUT+	O	Speaker amplifier output pin (+)
D1	LIN2	A	Stereo input pin 2 (Lch.) (See Note.)
D2	RIN2	A	Stereo input pin 2 (Rch.) (See Note.)
D3	GND	GND	GND pin
D4	SPVDD	Power	Speaker amplifier output power supply pin
D5	SPOUT-	O	Speaker amplifier output pin (-)

A: Analog pin, IS: Schmitt input pin, O: Output pin, ISOD: I/O pin (Schmitt input, Open-drain output)

Note : Note that leakage current flows through the protection circuit of PMOS Tr. when applying a voltage higher than AVDD to this pin.

When using a D/A Converter output with Noise-Shaping circuit used in its former stage, apply a signal whose signal components outside the audible frequency have been sufficiently attenuated (e.g. -90dBV at the frequency ranging from 150 kHz to 320 kHz). Otherwise, Beat Noise (i.e. noise caused by interference between two frequencies) may occur because of signal components in the same band as internal clocks used for PWM modulation.

■ Block Diagram



## ■ Electrical Characteristics

### ● Absolute Maximum Ratings (See Note 1.)

Item	Symbol	Condition	Min.	Max.	Unit
SPVDD voltage range	V <sub>SPVDD</sub>		-0.3	6.0	V
AVDD voltage range	V <sub>AVDD</sub>		-0.3	3.2	V
Input pin voltage range	V <sub>INA</sub>	LIN1, RIN1, LIN2, RIN2	V <sub>GND</sub> - 0.6	V <sub>AVDD</sub> + 0.6	V
	V <sub>I2C</sub>	SDA, SCL	V <sub>GND</sub> - 0.3	4.2	
	V <sub>IN</sub>	Input pins other than the above	V <sub>GND</sub> - 0.3	V <sub>AVDD</sub> + 0.3	
Power Dissipation	P <sub>D25</sub>	T <sub>A</sub> =25°C (See Note 2.)	-	2.85	W
	P <sub>D70</sub>	T <sub>A</sub> =70°C (See Note 2.)		1.57	
	P <sub>D85</sub>	T <sub>A</sub> =85°C (See Note 2.)		1.14	
Junction Temperature	T <sub>jmax</sub>		-	125	°C
Storage Temperature	T <sub>STG</sub>		-50	125	°C
Speaker Impedance	R <sub>LS</sub>		3.2	-	Ω
Headphone Impedance	R <sub>HLS</sub>		12.8	-	Ω

Note1: Absolute Maximum Ratings are values which must not be exceeded to guarantee device reliability and life, and when using a device in excess of the ratings for even a moment, it may immediately cause damage to the device or may significantly deteriorate its reliability. In the system where the voltage at an input pin may exceed the supply voltage (V<sub>AVDD</sub> / GND), use an external diode etc. to limit it to the value lower than absolute maximum rating.

Note 2: θ<sub>ja</sub> = 35°C/W (Conditions: Board; EVB-D4HP3 C20Z3 (4 layers), no wind)

Note: SPGND = GND = 0V

### ● Recommended Operating Conditions

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
SPVDD Supply Voltage	V <sub>SPVDD</sub>		2.8	3.6	5.25	V
AVDD Supply Voltage	V <sub>AVDD</sub>		1.65	2.6	2.86	V
Operating Ambient Temperature	T <sub>A</sub>		-40	25	85	°C

Note: • Be sure to use the device within the recommended operating conditions.

• SPGND = GND = 0V

• SPVDD ≥ AVDD

• Power-up Sequence

1. SPVDD

2. AVDD (No specified restriction on the time difference between 1 and 2)

• Power-down Sequence

1. Elapse of the period of time T<sub>PD\_SP</sub>, T<sub>PD\_HP</sub>

2. AVDD

3. SPVDD (No specified restriction on the time difference between 2 and 3)

• AVDD slew rate should be less than 1V/μsec.

● Consumption Current

(SPVDD=3.6V, AVDD=2.6V, SPGND=GND=0V, T<sub>A</sub>=25°C, unless otherwise specified)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	
Speaker mode							
SPVDD consumption current	I <sub>SPVDD</sub>	No load, No input	-	2.9	-	mA	
AVDD consumption current	I <sub>AVDD</sub>		-	2.2	-	mA	
Headphone mode							
SPVDD consumption current	I <sub>SPVDD</sub>	No load, No input	-	1.0	-	mA	
AVDD consumption current	I <sub>AVDD</sub>		ECO_MODE= "1"	-	5.7	-	mA
			ECO_MODE= "0"	-	6.8	-	mA
Power-down mode consumption current	I <sub>PD</sub>	SRST(0x80) = "1" SCL = "AVDD" SDA = "AVDD"	-	1	-	μA	

● DC Characteristics

(SPVDD=2.8 to 5.25V, AVDD=1.65 to 2.86V, SPGND=GND=0V, T<sub>A</sub>= -40°C to 85°C, unless otherwise specified)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Digital input voltage H level	V <sub>IH</sub>	SDA, SCL	1.5	-	3.6	V
Digital input voltage L level	V <sub>IL</sub>	SDA, SCL	-	-	0.4	V
I <sup>2</sup> C output voltage	V <sub>OL</sub>	I <sub>OL</sub> = 3mA, SDA	-	-	0.4	V
Input leakage current	I <sub>IN</sub>	SDA, SCL, 2.86V (applied voltage)	-1	-	1	μA
Input capacitance	C <sub>IN</sub>	SDA, SCL	-	-	10	pF
Schmitt width	V <sub>sh</sub>	SDA, SCL	-	100	-	mV
VREF pin voltage	V <sub>REF</sub>		-	V <sub>AVDD</sub> /2	-	V
Input resistance	R <sub>IN</sub>	LIN1, RIN1, LIN2, RIN2	5.3	-	36	kΩ
DC error detection voltage	V <sub>DCDET</sub>		-	0.6	-	V

Note: The same measurement conditions as those for "I<sup>2</sup>C Timing" are also required.

● AC Characteristics

(SPVDD=2.8 to 5.25V, AVDD=1.65 to 2.86V, SPGND=GND=0V, T<sub>A</sub>= -40°C to 85°C, unless otherwise specified)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	
Prohibited access time (I <sup>2</sup> C)	T <sub>STL2C</sub>		-	-	10	msec	
Input DC-cut capacitance charge time	T <sub>CHG</sub>		-	13.6	-	msec	
Startup time	T <sub>STUP_SP</sub>	Speaker Amplifier	-	13.6	-	msec	
	T <sub>STUP_HP</sub>	Headphone amplifier		13.6			
Power-down setting time	T <sub>PD_SP</sub>	Speaker Amplifier	28.8	-	-	msec	
	T <sub>PD_HP</sub>	Headphone amplifier	28.8				
Mute setting time	T <sub>MUTE_SP</sub>	Speaker Amplifier	-	10	14.4	msec	
	T <sub>MUTE_HP</sub>	Headphone amplifier	-	10	14.4		
DC error detection delay time	T <sub>DCDET</sub>		-	2	-	sec	
Non-Clip2, Power Limit	Attack time	DATRT[1:0] =	T <sub>AT0</sub>	00	0.1	-	msec/dB
			T <sub>AT1</sub>	01	0.1		
			T <sub>AT2</sub>	10	0.5		
			T <sub>AT3</sub>	11	1.0		
	Release time	DATRT[1:0] =	T <sub>RL0</sub>	00	20	-	msec/dB
			T <sub>RL1</sub>	01	200		
			T <sub>RL2</sub>	10	200		
			T <sub>RL3</sub>	11	200		
Noise Gate	Attack time	NG_ATRT[1:0] =	T <sub>NGAT0</sub>	00	25	-	msec
			T <sub>NGAT1</sub>	01	100		
			T <sub>NGAT2</sub>	10	400		
			T <sub>NGAT3</sub>	11	800		
	Release time	NG_ATRT[1:0] =	T <sub>NGRL0</sub>	00	1.4	-	msec
			T <sub>NGRL1</sub>	01	1.4		
			T <sub>NGRL2</sub>	10	1.4		
			T <sub>NGRL3</sub>	11	1.4		
	Hold time	NG_ATRT[1:0] =	T <sub>NGHD0</sub>	00	44	-	msec
			T <sub>NGHD1</sub>	01	44		
			T <sub>NGHD2</sub>	10	44		
			T <sub>NGHD3</sub>	11	44		

● Analog Characteristics

Speaker Amplifier (See Note 1.)

(SPVDD=3.6V, AVDD=2.6V, SPGND=GND=0V, 1kHz, T<sub>A</sub>=25°C, Av=+16dB, R<sub>L</sub>=8Ω, unless otherwise specified)

Item	Symbol	Condition		Min.	Typ.	Max.	Unit
Maximum output	P <sub>o</sub>	SPVDD=5V, R <sub>L</sub> =4Ω, THD+N=10%		-	3.3	-	W
		SPVDD=5V, R <sub>L</sub> =4Ω, THD+N= 1%			2.6		
		R <sub>L</sub> =8Ω, THD+N=10%			0.93		
		R <sub>L</sub> =8Ω, THD+N= 1%			0.75		
		SPVDD=3.7V, R <sub>L</sub> =8Ω, THD+N= 1%			0.79		
		SPVDD=4.2V, R <sub>L</sub> =8Ω, THD+N= 1%			1.00		
Maximum output (under Non-Clip2 control)	P <sub>ONC1%</sub>	SPVDD=5V, R <sub>L</sub> =4Ω	DALC[2:0]= 001	-	2.5	-	W
		R <sub>L</sub> =8Ω			0.70		
	P <sub>ONC3%</sub>	SPVDD=5V, R <sub>L</sub> =4Ω	DALC[2:0]= 010		2.8		W
		R <sub>L</sub> =8Ω			0.79		
	P <sub>ONC5%</sub>	SPVDD=5V, R <sub>L</sub> =4Ω	DALC[2:0]= 011		3.0		W
		R <sub>L</sub> =8Ω			0.85		
	P <sub>ONC10%</sub>	SPVDD=5V, R <sub>L</sub> =4Ω	DALC[2:0]= 100		3.3		W
		R <sub>L</sub> =8Ω			0.93		
	P <sub>ONC13%</sub>	SPVDD=5V, R <sub>L</sub> =4Ω	DALC[2:0]= 101		3.5		W
		R <sub>L</sub> =8Ω			0.96		
	P <sub>ONC15%</sub>	SPVDD=5V, R <sub>L</sub> =4Ω	DALC[2:0]= 110		3.6		W
		R <sub>L</sub> =8Ω			1.0		
	P <sub>ONC20%</sub>	SPVDD=5V, R <sub>L</sub> =4Ω	DALC[2:0]= 111		3.9		W
		R <sub>L</sub> =8Ω			1.08		
Power Limiter output power (THD+N ≤ 1 [%])	P <sub>PL4</sub>	DPLT[3:0] =	SPVDD =3.6V	-	570	-	mW
	P <sub>PL5</sub>				600		
	P <sub>PL6</sub>				635		
	P <sub>PL7</sub>				670		
	P <sub>PL8</sub>				700		
	P <sub>PL9</sub>				735		
	P <sub>PL10</sub>	SPVDD =5V	770		mW		
	P <sub>PL11</sub>		800				
	P <sub>PL12</sub>		850				
	P <sub>PL13</sub>		900				
	P <sub>PL14</sub>		950				
	P <sub>PL15</sub>		1000				

(SPVDD=3.6V, AVDD=2.6V, SPGND=GND=0V, 1kHz, T<sub>A</sub>=25°C, Av=+16dB, R<sub>L</sub>=8Ω, unless otherwise specified)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	
Total harmonic distortion	THD+N	SPVDD=5V, R <sub>L</sub> =4Ω, Po=1.5W, BW=20kHz	-	0.05	-	%	
		SPVDD=3.6V, R <sub>L</sub> =8Ω, Po=0.35W, BW=20kHz		0.045			
S/N ratio	SNR	BW=20kHz, A-weighted Filter, Noise Gate	-	96.4	-	dB	
PSRR	PSRR	SPVDD	-	217Hz	80	-	dB
				1kHz	78		
				20kHz	64		
Efficiency	η	P <sub>O</sub> =0.9W	-	93	-	%	
Output offset voltage	V <sub>O</sub>	No input, Noise Gate	-	±0.4	-	mV	
Frequency characteristics	F <sub>res</sub>	C <sub>IN</sub> =0.47μF, 100Hz to 20kHz, DPLT= "0000", DALC= "000"	-3	-	0.4	dB	
Carrier clock frequency	F <sub>PWM</sub>		-	470	-	kHz	

Note1: All the analog characteristics were measured by using our evaluation board. Depending upon pattern layout etc., characteristics may vary.

Note: The measurement condition denoted by "R<sub>L</sub>=8Ω" means a load composed of a pure 8-ohm resistor with an inductance (30μH) connected in series.

Headphone Amplifier (See Note 1.)

(SPVDD=3.6V, AVDD=2.6V, SPGND=GND=0V, 1kHz, T<sub>A</sub>=25°C, Av=0dB, R<sub>L</sub>=16Ω, unless otherwise specified)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	
Maximum output power	P <sub>O</sub>	R <sub>L</sub> =16Ω, THD+N=1%, CPMOD=0	-	Av= 0dB	46	-	mW
				Av= +3dB	64		
				Av= +6dB	64		
		R <sub>L</sub> =32Ω, THD+N=1%, CPMOD=0		Av= 0dB	24		
				Av= +3dB	44		
				Av= +6dB	44		
Maximum output power (AVDD=1.8V)	P <sub>O</sub>	R <sub>L</sub> =16Ω, THD+N=1%, CPMOD=0	-	Av= 0dB	21	-	mW
				Av= +3dB	35		
				Av= +6dB	35		
		R <sub>L</sub> =32Ω, THD+N=1%, CPMOD=0		Av= 0dB	10		
				Av= +3dB	20		
				Av= +6dB	20		
Total harmonic distortion	THD+N	R <sub>L</sub> =16Ω, P <sub>O</sub> =5mW, BW=20kHz	-	ECO_MODE= "0"	0.015	-	%
				ECO_MODE= "1"	0.030		
		R <sub>L</sub> =32Ω, P <sub>O</sub> =5mW, BW=20kHz		ECO_MODE= "0"	0.010		
				ECO_MODE= "1"	0.025		
S/N ratio	SNR	BW=20kHz, A-weighted Filter	-	97	-	dB	
PSRR	PSRR	SPVDD	-	217Hz	95	-	dB
				1kHz	90		
				20kHz	80		
Output offset voltage	V <sub>o</sub>	MUTE (See Note 2.)	-	±0.1	-	mV	
Frequency characteristics	F <sub>res</sub>	C <sub>IN</sub> =0.47μF, 100Hz to 20kHz	-3	-	0.3	dB	
Channel separation	CS	1kHz, BW=20kHz	-	85	-	dB	
Gain error between channels			-	±0.2	-	dB	
Drive capacitance	C <sub>L</sub>		-	100	-	pF	
Charge pump frequency	F <sub>CP</sub>		-	333	-	kHz	


Note 1: All the analog characteristics were measured by using our evaluation board. Depending upon pattern layout etc., characteristics may vary.

Note 2: Headphone Attenuator "MUTE"

## ● I<sup>2</sup>C Timing

The device supports both high-speed and standard modes.

The figure below shows the timing chart common to both modes:



S: start condition, Sr: repetitive start condition, P: stop condition

\* The I<sup>2</sup>C characteristics are measured under the following conditions:

Input conditions:  $V_{IH} = 0.80 \times V_{AVDD}$ ,  $V_{IL} = 0.10 \times V_{AVDD}$

Measurement point:  $V_{IH} = 0.70 \times V_{AVDD}$ ,  $V_{IL} = 0.30 \times V_{AVDD}$


$V_{OH} = 0.70 \times V_{AVDD}$ ,  $V_{OL} = 0.30 \times V_{AVDD}$

(SPVDD=2.8 to 5.25V, AVDD=1.65 to 2.86V, SPGND=GND=0V, T<sub>A</sub>= -40°C to 85°C, unless otherwise specified)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Input conditions						
SCL input clock frequency	f <sub>SCL</sub>	Standard mode	0	-	100	kHz
		High-speed mode			400	
[START] condition hold time	t <sub>HD:STA</sub>		0.6	-	-	μs
SCL input clock "L" time	t <sub>LOW</sub>		1.3	-	-	μs
SCL input clock "H" time	t <sub>HIGH</sub>		0.6	-	-	μs
Repetitive [START] condition setup time	t <sub>SU:STA</sub>		0.6	-	-	μs
Data input hold time	t <sub>HD:DAT</sub>		0	-	-	ns
Data input setup time	t <sub>SU:DAT</sub>		100	-	-	ns
SDA, SCL input rise time	t <sub>r</sub>	Standard mode	-	-	1000	ns
		High-speed mode			300	
SDA, SCL input fall time	t <sub>f</sub>		-	-	300	ns
[STOP] condition setup time	t <sub>SU:STO</sub>		0.6	-	-	μs
Bus free time between [STOP] and [START] conditions	t <sub>BUF</sub>		1.3	-	-	μs
Capacitive load of each bus line	C <sub>b</sub>		-	-	400	pF
Output conditions						
SDA "L" output delay time	t <sub>DS:DAL</sub>		-	-	1.15	μs
Data output hold time	t <sub>HD:DAT</sub>		0	-	0.9	μs

■ Package Information

U-PK20PP2-07-1




寸法値にはバリを含みます。  
 Dimensions include burr.  
 括弧内の寸法は参考値とします。  
 The value parenthesized is not specified.

UNIT:mm


- 注) 1. 表面実装LSIは、保管条件、および、半田付けについての特別な配慮が必要です。  
 2. 組立工場により、寸法や形状などが異なる場合があります。  
 詳しくはヤマハ代理店までお問い合わせください。
- Note: 1. Special attention needs to be paid to the storage conditions and soldering method of the surface mount IC.  
 2. Dimension, form, etc. may differ depending on assembly plants.  
 For details, please contact your local Yamaha agent.

# ■ Typical Application Example




e.g.,  $C_{IN}$  for the speaker  
(common to Single-ended Input and Differential Input)

$$C_{IN}=0.022\mu F, VOL=0dB \quad : \quad f_c = \frac{1}{2\pi \times 20k\Omega \times 0.022\mu F} = 362Hz$$








e.g.,  $C_{IN}$  for the headphone  
(common to Single-ended Input and Differential Input)










$$C_{IN}=0.47\mu F, VOL=0dB \quad : \quad f_c = \frac{1}{2\pi \times 20k\Omega \times 0.47\mu F} = 17Hz$$



1. The following condition must be satisfied:  $SPVDD \geq AVDD$
2. Use a 1.0 $\mu$ F ceramic bypass capacitor for the AVDD pin and place it as closely to the device as possible.
3. Use a 1.0 $\mu$ F or higher ceramic bypass capacitor for the SPVDD pin; however, when using a lower  $R_L$  than 8 ohms or when using a higher SPVDD voltage than 4.5V, add a low ESR capacitor of 10 $\mu$ F or higher to the pin.
4. Connect a low ESR capacitor of 1 $\mu$ F between the CP+ and CP- pins, and the REFCP+ and REFCP- pins.
5. Use a DC-cut capacitor of 0.47 $\mu$ F or less for pop noise reduction.

## PRECAUTIONS AND INSTRUCTIONS FOR SAFETY

 <b>WARNING</b>	
 Prohibited	<p>Do not use the device under stresses beyond those listed in Absolute Maximum Ratings. Such stresses may become causes of breakdown, damages, or deterioration, causing explosion or ignition, and this may lead to fire or personal injury.</p>
 Prohibited	<p>Do not mount the device reversely or improperly and also do not connect a supply voltage in wrong polarity. Otherwise, this may cause current and/or power-consumption to exceed the absolute maximum ratings, causing personal injury due to explosion or ignition as well as causing breakdown, damages, or deterioration.</p> <p>And, do not use the device again that has been improperly mounted and powered once.</p>
 Prohibited	<p>Do not short between pins.</p> <p>In particular, when different power supply pins, such as between high-voltage and low-voltage pins, are shorted, smoke, fire, or explosion may take place.</p>
 Instructions	<p>As to devices capable of generating sound from its speaker outputs, please design with safety of your products and system in mind, such as the consequences of unusual speaker output due to a malfunction or failure. A speaker dissipates heat in a voice-coil by air flow accompanying vibration of a diaphragm. When a DC signal (several Hz or less) is input due to device failure, heat dissipation characteristics degrade rapidly, thereby leading to voice-coil burnout, smoking or ignition of the speaker even if it is used within the rated input value.</p>

 <b>CAUTION</b>	
 Prohibited	<p>Do not use Yamaha products in close proximity to burning materials, combustible substances, or inflammable materials, in order to prevent the spread of the fire caused by Yamaha products, and to prevent the smoke or fire of Yamaha products due to peripheral components.</p>
 Instructions	<p>Generally, semiconductor products may malfunction and break down due to aging, degradation, etc. It is the responsibility of the designer to take actions such as safety design of products and the entire system and also fail-safe design according to applications, so as not to cause property damage and/or bodily injury due to malfunction and/or failure of semiconductor products.</p>
 Instructions	<p>The built-in DSP may output the maximum amplitude waveform suddenly due to malfunction from disturbances etc. and this may cause damage to headphones, external amplifiers, and human body (the ear). Please pay attention to safety measures for device malfunction and failure both in product and system design.</p>
 Instructions	<p>As semiconductor devices are not nonflammable, overcurrent or failure may cause smoke or fire. Therefore, products should be designed with safety in mind such as using overcurrent protection circuits to control the amount of current during operation and to shut off on failure.</p>
 Instructions	<p>Products should be designed with fail safe in mind in case of malfunction of the built-in protection circuits. Note that the built-in protection circuits such as overcurrent protection circuit and high-temperature protection circuit do not always protect the internal circuits. In some cases, depending on usage or situations, such protection circuit may not work properly or the device itself may break down before the protection circuit kicks in.</p>
 Instructions	<p>Use a robust power supply.</p> <p>The use of an unrobust power supply may lead to malfunctions of the protection circuit, causing device breakdown, personal injury due to explosion, or smoke or fire.</p>
 Instructions	<p>Product's housing should be designed with the considerations of short-circuiting between pins of the mounted device due to foreign conductive substances (such as metal pins etc.). Moreover, the housing should be designed with spatter prevention etc. due to explosion or burning. Otherwise, the spattered substance may cause bodily injury.</p>
 Instructions	<p>The device may be heated to a high temperature due to internal heat generation during operation. Therefore, please take care not to touch an operating device directly.</p>

v02

## IMPORTANT NOTICE

1. YAMAHA RESERVES THE RIGHT TO MAKE CHANGES TO ITS PRODUCTS AND TO THIS DOCUMENT WITHOUT NOTICE. THE INFORMATION CONTAINED IN THIS DOCUMENT HAS BEEN CAREFULLY CHECKED AND IS BELIEVED. HOWEVER, YAMAHA SHALL ASSUME NO RESPONSIBILITIES FOR INACCURACIES AND MAKE NO COMMITMENT TO UPDATE OR TO KEEP CURRENT THE INFORMATION CONTAINED IN THIS DOCUMENT.
2. THESE YAMAHA PRODUCTS ARE DESIGNED ONLY FOR COMMERCIAL AND NORMAL INDUSTRIAL APPLICATIONS, AND ARE NOT SUITABLE FOR OTHER USES, SUCH AS MEDICAL LIFE SUPPORT EQUIPMENT, NUCLEAR FACILITIES, CRITICAL CARE EQUIPMENT OR ANY OTHER APPLICATION THE FAILURE OF WHICH COULD LEAD TO DEATH, PERSONAL INJURY OR ENVIRONMENTAL OR PROPERTY DAMAGE. USE OF THE PRODUCTS IN ANY SUCH APPLICATION IS AT THE CUSTOMER'S OWN RISK AND EXPENSE.
3. YAMAHA SHALL ASSUME NO LIABILITY FOR INCIDENTAL, CONSEQUENTIAL OR SPECIAL DAMAGES OR INJURY THAT MAY RESULT FROM MISAPPLICATION OR IMPROPER USE OR OPERATION OF THE PRODUCT.
4. YAMAHA MAKES NO WARRANTY OR REPRESENTATION THAT THE PRODUCTS ARE SUBJECT TO INTELLECTUAL PROPERTY LICENSE FROM YAMAHA OR ANY THIRD PARTY, AND YAMAHA MAKES NO WARRANTY OR REPRESENTATION OF NON-INFRINGEMENT WITH RESPECT TO THE PRODUCTS. YAMAHA SPECIFICALLY EXCLUDES ANY LIABILITY TO THE CUSTOMER OR ANY THIRD PARTY ARISING FROM OR RELATED TO THE PRODUCTS INFRINGEMENT OF ANY THIRD PARTY'S INTELLECTUAL PROPERTY RIGHTS, INCLUDING THE PATENT, COPYRIGHT, TRADEMARK OR TRADE SECRET RIGHTS OF ANY THIRD PARTY.
5. EXAMPLES OF USE DESCRIBED HEREIN ARE MERELY TO INDICATE THE CHARACTERISTICS AND PERFORMANCE OF PRODUCTS. YAMAHA SHALL ASSUME NO RESPONSIBILITY FOR ANY INTELLECTUAL PROPERTY CLAIMS OR OTHER PROBLEMS THAT MAY RESULT FROM APPLICATIONS BASED ON THE EXAMPLES DESCRIBED HEREIN. YAMAHA MAKES NO WARRANTY WITH RESPECT TO THE PRODUCTS, EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR USE AND TITLE.
6. YAMAHA MAKES EVERY EFFORT TO IMPROVE THE QUALITY AND RELIABILITY OF ITS PRODUCTS. HOWEVER, ALL SEMICONDUCTOR PRODUCTS FAIL WITH SOME PROBABILITY. THEREFORE, YAMAHA REQUIRES THAT SUFFICIENT CARE BE GIVEN TO ENSURING SAFE DESIGN IN CUSTOMER PRODUCTS SUCH AS REDUNDANT DESIGN, ANTI-CONFLAGRATION DESIGN, AND DESIGN FOR PREVENTING MALFUNCTION IN ORDER TO PREVENT ACCIDENTS RESULTING IN INJURY OR DEATH, FIRE OR OTHER SOCIAL DAMAGE FROM OCCURRING AS A RESULT OF PRODUCT FAILURE.
7. INFORMATION DESCRIBED IN THIS DOCUMENT: APPLICATION CIRCUITS AND ITS CONSTANTS AND CALCULATION FORMULAS, PROGRAMS AND CONTROL PROCEDURES ARE PROVIDED FOR THE PURPOSE OF EXPLAINING TYPICAL OPERATION AND USAGE. THEREFORE, PLEASE EVALUATE THE DESIGN SUFFICIENTLY AS WHOLE SYSTEM UNDER THE CONSIDERATION OF VARIOUS EXTERNAL OR ENVIRONMENTAL CONDITIONS AND DETERMINE THEIR APPLICATION AT THE CUSTOMER'S OWN RISK. YAMAHA SHALL ASSUME NO RESPONSIBILITY FOR CLAIMS, DAMAGES, COSTS AND EXPENSES CAUSED BY THE CUSTOMER OR ANY THIRD PARTY, OWING TO THE USE OF THE ABOVE INFORMATION.

### Notice

The specifications of this product are subject to improvement changes without prior notice.

AGENT

## YAMAHA CORPORATION

Address inquiries to:  
Semiconductor Sales & Marketing Department

- Head Office 203, Matsunokijima, Iwata,  
Shizuoka, 438-0192, Japan  
Tel. +81-539-62-4918 Fax. +81-539-62-5054
- Tokyo Office 2-17-11, Takanawa, Minato-ku,  
Tokyo, 108-8568, Japan  
Tel. +81-3-5488-5431 Fax. +81-3-5488-5088
- Osaka Office 3-12-12, Minami Senba, Chuo-ku,  
Osaka City, Osaka, 542-0081, Japan  
Tel. +81-6-6252-6221 Fax. +81-6-6252-6229