

**TENTATIVE TOSHIBA HYBRID DIGITAL INTEGRATED CIRCUIT
33,554,432-WORD BY 64-BIT DDR SYNCHRONOUS DRAM MODULE
DESCRIPTION**


The THLD25N01B is a 33,554,432-word by 64-bit Double Data Rate synchronous dynamic RAM module consisting of 8 TC59WM815BFT DRAMs on a printed circuit board.

FEATURES

- 33,554,432-word by 64-bit (Double-bank) organization
- Fully Synchronous Operation
Double Data Rate (DDR)
Differential Clock inputs
- Auto Refresh and Self Refresh capability
- All inputs and outputs SSTL-2 compatible
- 8192 refresh cycles/64 ms
- V_{DD} Power supply of 2.5V ± 0.2V
- V_{DDQ} Power supply of 2.5V ± 0.2V
- Based on JEDEC Rev. 1.0

t _{CK} Clock Cycle Time (min.)	CL = 2	70	75	80
	CL = 2.5	7 ns	8 ns	10 ns
t _{RAS} Active-to-Precharge Command Period (min)		45 ns	45 ns	50 ns
t _{RC} Ref/Active-to-Ref/Active Command Period (min)		65 ns	65 ns	70 ns

PIN ASSIGNMENT (TOP VIEW)



PIN NAMES

A0 to A12	Address Inputs
BA0, 1	Bank Select
DQ0 to DQ63	Data Inputs/Outputs
/CS0, 1	Chip Select
/RAS	Row Address Strobe
/CAS	Column Address Strobe
/WE	Write Enable
DQS0 to DQS7	Write/Read Data Strobe
DM0 to DM7	Write Mask
CLK0~2, /CLK0~2	Clock Input
CKE0, CKE1	Clock Enable
SCL	Clock for PD
SDA	Serial Data /Address for PD
SA0 to 2	Address for PD
VDD	Power (+2.5V)
VREF	Reference Voltage
VSS	Ground
VDDSPD	Serial EEPROM Power
VDDID	VDD Identification Flag
NC	No Connection

1 VREF	2 VREF	51 VSS	52 VSS	101 A9	102 A8	151 DQ42	152 DQ46
3 VSS	4 VSS	53 DQ19	54 DQ23	103 VSS	104 VSS	153 DQ43	154 DQ47
5 DQ0	6 DQ4	55 DQ24	56 DQ28	105 A7	106 A6	155 VDD	156 VDD
7 DQ1	8 DQ5	57 VDD	58 VDD	107 A5	108 A4	157 VDD	158 /CLK1
9 VDD	10 VDD	59 DQ25	60 DQ29	109 A3	110 A2	159 VSS	160 CLK1
11 DQS0	12 DM0	61 DQS3	62 DM3	111 A1	112 A0	161 VSS	162 VSS
13 DQ2	14 DQ6	63 VSS	64 VSS	113 VDD	114 VDD	163 DQ48	164 DQ52
15 VSS	16 VSS	65 DQ26	66 DQ30	115 A10/AP	116 BA1	165 DQ49	166 DQ53
17 DQ3	18 DQ7	67 DQ27	68 DQ31	117 BA0	118 /RAS	167 VDD	168 VDD
19 DQ8	20 DQ12	69 VDD	70 VDD	119 /WE	120 /CAS	169 DQS6	170 DM6
21 VDD	22 VDD	71 NC	72 NC	121 /CS0	122 /CS1	171 DQ50	172 DQ54
23 DQ9	24 DQ13	73 NC	74 NC	123 NC	124 NC	173 VSS	174 VSS
25 DQS1	26 DM1	75 VSS	76 VSS	125 VSS	126 VSS	175 DQ51	176 DQ55
27 VSS	28 VSS	77 NC	78 NC	127 DQ32	128 DQ36	177 DQ56	178 DQ60
29 DQ10	30 DQ14	79 NC	80 NC	129 DQ33	130 DQ37	179 VDD	180 VDD
31 DQ11	32 DQ15	81 VDD	82 VDD	131 VDD	132 VDD	181 DQ57	182 DQ61
33 VDD	34 VDD	83 NC	84 NC	133 DQS4	134 DM4	183 DQS7	184 DM7
35 CLK0	36 VDD	85 NC	86 NC (/RESET)	135 DQ34	136 DQ38	185 VSS	186 VSS
37 /CLK0	38 VSS	87 VSS	88 VSS	137 VSS	138 VSS	187 DQ58	188 DQ62
39 VSS	40 VSS	89 CLK2	90 VSS	139 DQ35	140 DQ39	189 DQ59	190 DQ63
41 DQ16	42 DQ20	91 /CLK2	92 VDD	141 DQ40	142 DQ44	191 VDD	192 VDD
43 DQ17	44 DQ21	93 VDD	94 VDD	143 VDD	144 VDD	193 SDA	194 SA0
45 VDD	46 VDD	95 CKE1	96 CKE0	145 DQ41	146 DQ45	195 SCL	196 SA1
47 DQS2	48 DM2	97 NC (A13)	98 NC (BA2)	147 DQS5	148 DM5	197 VDDSPD	198 SA2
49 DQ18	50 DQ22	99 A12	100 A11	149 VSS	150 VSS	199 VDDID	200 NC

000707EBA2

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.




SERIAL PRESENCE DETECT

Byte Number	Function Described	70		75		80	
		Entry Value	Entry	Entry Value	Entry	Entry Value	Entry
0	Number of Serial PD Bytes Written during Production	128 Bytes	80h	128 Bytes	80h	128 Bytes	80h
1	Total Number of Bytes in Serial PD Device	256 Bytes	08h	256 Bytes	08h	256 Bytes	08h
2	Fundamental Memory Type	DDR SDRAM	07h	DDR SDRAM	07h	DDR SDRAM	07h
3	Number of Row Addresses on Assembly	RA0-RA12	0Dh	RA0-RA12	0Dh	RA0-RA12	0Dh
4	Number of Column Addresses on Assembly	CA0-CA8	09h	CA0-CA8	09h	CA0-CA8	09h
5	Number of DIMM Banks on DIMM	2 Bank	02h	2 Bank	02h	2 Bank	02h
6	Data Width of Assembly	x64	40h	x64	40h	x64	40h
7	Data Width of Assembly	x64	00h	x64	00h	x64	00h
8	Voltage Interface Level of this Assembly	SSTL 2.5V	04h	SSTL 2.5V	04h	SSTL 2.5V	04h
9	SDRAM Device Cycle Time at Maximum CL (CLX = 2.5)	7.0 ns	70h	7.5 ns	75h	8.0 ns	80h
10	SDRAM Device Access Time from Clock at CL = 2.5	± 0.75 ns	75h	± 0.75 ns	75h	± 0.8 ns	80h
11	DIMM Configuration Type	Non - ECC	00h	Non - ECC	00h	Non - ECC	00h
12	Refresh Rate/Type	7.8 μs/Self	82h	7.8 μs/Self	82h	7.8 μs/Self	82h
13	Primary SDRAM Device Width	x16	10h	x16	10h	x16	10h
14	Error Checking SDRAM Device Width		00h		00h		00h
15	SDRAM Device Attributes: Minimum Clock Delay, Random Column Access	1 CLK	01h	1 CLK	01h	1 CLK	01h
16	SDRAM Device Attributes: Burst Lengths Supported	2,4,8	0Eh	2,4,8	0Eh	2,4,8	0Eh
17	SDRAM Device Attributes: Number of Device Banks	4 Banks	04h	4 Banks	04h	4 Banks	04h
18	SDRAM Device Attributes: CAS Latency	2,2,5	0Ch	2,2,5	0Ch	2,2,5	0Ch
19	SDRAM Device Attributes: CS Latency	0	01h	0	01h	0	01h
20	SDRAM Device Attributes: WE Latency	1	02h	1	02h	1	02h
21	SDRAM Module Attributes		20h		20h		20h
22	SDRAM Device Attributes: General	Vdd ± 0.2V	01h	Vdd ± 0.2V	01h	Vdd ± 0.2V	01h
23	Minimum Clock Cycle Time at CLX-0.5 (CL = 2)	7.5 ns	75h	8.0 ns	80h	10 ns	A0h
24	Maximum Data Access Time (tAC) from Clock at CLX-0.5 (CL = 2)	± 0.75 ns	75h	± 0.75 ns	75h	± 0.8 ns	80h
25	Minimum Clock Cycle Time at CLX-1 (CL = 1.5)	N/A	00h	N/A	00h	N/A	00h
26	Maximum Data Access Time (tAC) from Clock at CLX-1 (CL = 1.5)	N/A	00h	N/A	00h	N/A	00h
27	Minimum Row Precharge Time (tRP)	20 ns	50h	20 ns	50h	20 ns	50h
28	Minimum Row Active to Row Active Delay (tRRD)	15 ns	3Ch	15 ns	3Ch	15 ns	3Ch
29	Minimum RAS to CAS Delay (tRCD)	15 ns	3Ch	15 ns	3Ch	20 ns	50h
30	Minimum Active to Precharge Time (tRAS)	45 ns	2Dh	45 ns	2Dh	50 ns	32h
31	Module Bank Density	128 MB	20h	128 MB	20h	128 MB	20h
32	Address and Command Setup Time before Clock	0.9 ns	90h	0.9 ns	90h	1.2 ns	C0h
33	Address and Command Hold Time after Clock	0.9 ns	90h	0.9 ns	90h	1.2 ns	C0h
34	Data/Data Mask input Setup Time before Clock	0.5 ns	50h	0.5 ns	50h	0.6 ns	60h
35	Data/Data Mask Input Hold Time after Clock	0.5 ns	50h	0.5 ns	50h	0.6 ns	60h
36-61	Reserved	Undefined	00h	Undefined	00h	Undefined	00h
62	SPD Revision	0	00h	0	00h	0	00h
63	Checksum for Bytes 0-62	664h	64h	674h	74h	74Eh	4Eh



OPTION

64	Manufacturers JEDEC ID Code						
65-71							
72	Module Manufacturing Location						
73-90	Module Part Number						
91-92	Module Revision Code						
93-94	Module Manufacturing Data						
95-98	Module Serial Number						
99-125	Reserved						
126	Reserved						
127	Reserved						
128-255	Open for Customer Use						

BLOCK DIAGRAM



Clock Wiring



ABSOLUTE MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT	NOTES
V_{IN}	Input Voltage	- 0.3 to $V_{DD} + 0.3$	V	1
V_{OUT}	Output Voltage	- 0.3 to $V_{DD} + 0.3$	V	1
V_{DD}	Power Supply Voltage	- 0.3 to 3.6	V	1
T_{OPR}	Operating Temperature	0 to 70	°C	1
T_{STG}	Storage Temperature	- 55 to 125	°C	1
P_D	Power Dissipation	4.2	W	1
I_{OUT}	Short Circuit Output Current	50	mA	1

RECOMMENDED DC OPERATING CONDITIONS (Ta = 0° to 70°C)


SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
V_{DD}	Power Supply Voltage	2.3	2.5	2.7	V	2
V_{DDQ}	Power Supply Voltage (for I/O buffer)	2.3	2.5	V_{CC}	V	2
V_{REF}	Input Reference Voltage	$0.48 \times V_{DDQ}$	$0.50 \times V_{DDQ}$	$0.52 \times V_{DDQ}$	V	2, 3
V_{TT}	Termination Voltage	$V_{REF} - 0.04$	V_{REF}	$V_{REF} + 0.04$	V	2
$V_{IH(DC)}$	Input High Voltage (DC)	$V_{REF} + 0.15$	-	$V_{DDQ} + 0.3$	V	2
$V_{IL(DC)}$	Input Low Voltage (DC)	- 0.30	-	$V_{REF} - 0.15$	V	2
$V_{ICK(DC)}$	Differential Clock DC Input Voltage	- 0.30	-	$V_{DDQ} + 0.30$	V	16
$V_{ID(DC)}$	Input Differential Voltage. CLK and \overline{CLK} inputs (DC)	0.36	-	$V_{DDQ} + 0.6$	V	14, 16
$V_{IH(AC)}$	Input High Voltage (AC)	$V_{REF} + 0.31$	-	-	V	2
$V_{IL(AC)}$	Input Low Voltage (AC)	-	-	$V_{REF} - 0.31$	V	2
$V_{ID(AC)}$	Input Differential Voltage. CLK and \overline{CLK} inputs (AC)	0.7	-	$V_{DDQ} + 0.6$	V	14, 16
$V_X(AC)$	Differential AC Input Cross Point Voltage	$V_{DDQ}/2 - 0.2$	-	$V_{DDQ}/2 + 0.2$	V	13, 16
$V_{ISO(AC)}$	Differential Clock AC Middle Point	$V_{DDQ}/2 - 0.2$	-	$V_{DDQ}/2 + 0.2$	V	15, 16

Note : Undershoot limit : $V_{IL(min)} = -0.9V$ with a pulsewidth $\leq 5ns$
Overshoot limit : $V_{IH(max)} = V_{DDQ} + 0.9V$ with a pulsewidth $\leq 5ns$
 $V_{IH(DC)}$ and $V_{IL(DC)}$ are levels to maintain the current logic state.
 $V_{IH(AC)}$ and $V_{IL(AC)}$ are levels to change to the new logic state.

RECOMMENDED DC OPERATING CONDITIONS

SYMBOL	ITEM	Max.			UNITS	NOTES
		- 70	- 75	- 80		
I _{DD0}	OPERATING CURRENT : One Bank Active-Precharge; t _{RC} = t _{RC} min; t _{CK} = t _{CK} min; DQ, DM and DQS inputs changing twice per clock cycle; Address and control inputs changing once per clock cycle	620	600	540	mA	7
I _{DD1}	OPERATING CURRENT : One Bank Active-Read-Precharge; Burst = 2; t _{RC} = t _{RC} min; CL = 2.5; t _{CK} = t _{CK} min; I _{OUT} = 0mA; Address and control inputs changing once per clock cycle	620	600	540		7, 9
I _{DD2P}	Precharge Power-Down Standby Current: All Banks Idle; Power down mode; CKE ≤ V _{IL} max; t _{CK} = t _{CK} min; Vin = Vref for DQ, DQS and DM	32	32	32		
I _{DD2F}	Idle Floating Standby Current: CS̄ ≥ V _{IH} min; All Banks Idle; CKE ≥ V _{IH} min; Address and other control inputs changing once per clock cycle; Vin = Vref for DQ, DQS and DM	360	320	280		7
I _{DD2N}	Idle Standby Current: CS̄ ≥ V _{IH} min; All Banks Idle; CKE ≥ V _{IH} min; t _{CK} = t _{CK} min; Address and other control inputs changing once per clock cycle; Vin ≥ V _{IH} min or Vin ≤ V _{IL} max for DQ, DQS and DM	360	320	280		7
I _{DD2Q}	Idle Quiet Standby Current : CS̄ ≥ V _{IH} min; All Banks Idle; CKE ≥ V _{IH} min; t _{CK} = t _{CK} min; Address and other control inputs stable; Vin ≥ Vref for DQ, DQS and DM	320	280	240		7
I _{DD3P}	Active Power-Down Standby Current : One Bank Active; Power down mode; CKE ≤ V _{IL} max; t _{CK} = t _{CK} min	160	160	160		
I _{DD3N}	Active Standby Current : CS̄ ≥ V _{IH} min; CKE ≥ V _{IH} min; One Bank Active-Precharge; t _{RC} = t _{RAS} max; t _{CK} = t _{CK} min; DQ, DM and DQS inputs changing twice per clock cycle; Address and other control inputs changing once per clock cycle	460	420	380		7
I _{DD4R}	Operating Current : Burst = 2; Reads; Continuous burst; One Bank Active; Address and control inputs changing once per clock cycle; CL = 2.5; t _{CK} = t _{CK} min; I _{OUT} = 0mA	840	780	740		7, 9
I _{DD4W}	Operating Current : Burst = 2; Write; Continuous burst; One Bank Active; Address and control inputs changing once per clock cycle; CL = 2.5; t _{CK} = t _{CK} min; DQ, DM and DQS inputs changing twice per clock cycle	840	780	740		7
I _{DD5}	Auto Refresh Current : t _{RC} = t _{RFC} min	1520	1520	1360		7
I _{DD6}	Self Refresh Current : CKE ≤ 0.2V	24	24	24		
I _{DD7}	Random Read Current : 4 banks active read with activate every 20ns, Auto-Precharge read every 20ns; Burst = 4; t _{RCD} = 3; I _{OUT} = 0mA; DQ, DM and DQS inputs changing twice per clock cycle; Address changing once per clock cycle	1260	1240	1220		

Random Read Current Timing (I_{DD7})





ITEM	SYMBOL	MIN.	MAX.	UNITS	NOTES
INPUT LEAKAGE CURRENT ($0V \leq V_{IN} \leq V_{DDQ}$ All other pins not under test = $0V$)	$I_{I(L)}$	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Output disabled, $0V \leq V_{OUT} \leq V_{DDQ}$)	$I_{O(L)}$	-5	5	μA	
OUTPUT HIGH VOLTAGE (Under AC test load condition)	V_{OH}	$V_{TT} + 0.76$	-	V	
OUTPUT LOW VOLTAGE (Under AC test load condition)	V_{OL}	-	$V_{TT} - 0.76$	V	
OUTPUT MINIMUM SOURCE DC CURRENT	$I_{OH(DC)}$	-15.2	-	mA	4, 6
OUTPUT MINIMUM SINK DC CURRENT	$I_{OL(DC)}$	15.2	-	mA	4, 6
OUTPUT MINIMUM SOURCE DC CURRENT	$I_{OH(DC)}$	-10.4	-	mA	5
OUTPUT MINIMUM SINK DC CURRENT	$I_{OL(DC)}$	10.4	-	mA	5

AC CHARACTERISTICS AND OPERATING CONDITIONS

SYM BOL	PARAMETER	- 70		- 75		- 80		UNITS	NOTES	
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.			
t _{RC}	Active to Ref/Active Command Period	65		65		70		ns		
t _{RFC}	Ref to Ref/Active Command Period	75		75		80				
t _{RAS}	Active to Precharge Command Period	45	100000	45	100000	50	100000			
t _{RCD}	Active to Read/Write Command Delay Time	15		15		20				
t _{RAP}	Active to Read with Auto Precharge enable	15		15		20				
t _{CCD}	Read/Write(a) to Read/Write(b) Command Period	1		1		1		t _{CK}		
t _{RP}	Precharge to Active Command Period	20		20		20		ns		
t _{RRD}	Active(a) to Active(b) Command Period	15		15		15				
t _{WR}	Write Recovery Time	15		15		15				
t _{DAL}	Auto Precharge Write Recovery + Precharge time	30		30		35				
t _{CK}	CLK Cycle Time	CL = 2	7.5	15	8	15	10		15	
		CL = 2.5	7	15	7.5	15	8		15	
t _{AC}	Data Access time from CLK, $\overline{\text{CLK}}$	- 0.75	0.75	- 0.75	0.75	- 0.8	0.8		16	
t _{DQ_{SCK}}	DQS output access time from CLK, $\overline{\text{CLK}}$	- 0.75	0.75	- 0.75	0.75	- 0.8	0.8			
t _{DQ_{SQ}}	Data Strobe Edge to Output Data Edge Skew		0.5		0.5		0.6			
t _{CH}	CLK High level width	0.45	0.55	0.45	0.55	0.45	0.55		t _{CK}	11
t _{CL}	CLK Low level width	0.45	0.55	0.45	0.55	0.45	0.55			
t _{HP}	CLK half period (minimum of actual t _{CH} , t _{CL})	min(t _{CL} , t _{CH})		min(t _{CL} , t _{CH})		min(t _{CL} , t _{CH})		ns		
t _{QH}	DQ output data hold time from DQS	t _{HP} - 0.75		t _{HP} - 0.75		t _{HP} - 1.0		t _{CK}	11	
t _{RP_{PRE}}	DQS Read Preamble Time	0.9	1.1	0.9	1.1	0.9	1.1			
t _{RP_{ST}}	DQS Read Postamble Time	0.4	0.6	0.4	0.6	0.4	0.6			
t _{DS}	DQ and DM Setup Time	0.5		0.5		0.6		ns		
t _{DH}	DQ and DM Hold Time	0.5		0.5		0.6				
t _{DIP_W}	DQ and DM input pulse width (for each input)	1.75		1.75		2		t _{CK}	11	
t _{DQ_{SH}}	DQS input high pulse width	0.35		0.35		0.35				
t _{DQ_{SL}}	DQS input low pulse width	0.35		0.35		0.35				
t _{D_{SS}}	DQS falling edge to CLK setup time	0.2		0.2		0.2				
t _{D_{SH}}	DQS falling edge hold time from CLK	0.2		0.2		0.2				
t _{W_{PRES}}	Clock to DQS Write Preamble Set-Up Time	0		0		0		ns		
t _{W_{PRE}}	DQS Write Preamble Time	0.25		0.25		0.25		t _{CK}	11	
t _{W_{PST}}	DQS Write Postamble Time	0.4		0.4		0.4				
t _{DQ_{SS}}	Write command to first DQS latching transition	0.75	1.25	0.75	1.25	0.75	1.25			
t _{D_{SSK}}	UDQS - LDQS Skew (x16)	- 0.25	0.25	- 0.25	0.25	- 0.25	0.25			
t _{IS}	Input Setup Time	0.9		0.9		1.2		ns		
t _{I_H}	Input Hold Time	0.9		0.9		1.2				
t _{IP_W}	Control & Address input pulse width (for each input)	2.2		2.2		2.5				
t _{H_Z}	Data-out High Impedance Time from CLK, $\overline{\text{CLK}}$	- 0.75	0.75	- 0.75	0.75	- 0.8	0.8			
t _{L_Z}	Data-out Low Impedance Time from CLK, $\overline{\text{CLK}}$	- 0.75	0.75	- 0.75	0.75	- 0.8	0.8			
t _{T (SS)}	SSTL Input Transition	0.5	1.5	0.5	1.5	0.5	1.5			
t _{W_{TR}}	Internal Write to Read command delay	1		1		1		t _{CK}		
t _{X_{SNR}}	Exit Self Refresh to non-Read comand	75		75		80		ns		
t _{X_{SRD}}	Exit Self Refresh to Read command	10		10		10		t _{CK}		
t _{REF}	Refresh Time (8k)		64		64		64	ms		
t _{M_{RD}}	Mode Register Set cycle time	15		15		16		ns		

AC TEST CONDITIONS

SYMBOL	PARAMETER	VALUE	UNITS	NOTES
V _{IH}	Input High voltage (AC)	V _{REF} + 0.31	V	
V _{IL}	Input Low voltage (AC)	V _{REF} - 0.31	V	
V _{REF}	Input reference voltage	0.5 x V _{DDQ}	V	
V _{TT}	Termination voltage	0.5 x V _{DDQ}	V	
V _{SWING}	Input signal peak to peak swing	1.0	V	
V _r	Differential Clock Input Reference Voltage	V _X (AC)	V	
V _{ID} (AC)	Input Differential Voltage. CK and \overline{CK} inputs (AC)	1.5	V	
SLEW	Input signal minimum slew rate	1.0	V/ns	
V _{OTR}	Output timing measurement reference voltage	0.5 x V _{DDQ}	V	




CAPACITANCE (V_{DD} = 2.5V , f = 1MHz , Ta = 25°C)

SYMBOL	PARAMETER	MIN	MAX	UNIT
C ₁	Input Capacitance (A0~A12)	-	50	pF
C ₂	Input Capacitance (\overline{RAS} , \overline{CAS} , \overline{WE} , BA0, BA1)	-	50	pF
C ₃	Input Capacitance (CLK0~CLK1, $\overline{CLK0}$ ~ $\overline{CLK1}$)	-	50	pF
C ₄	Input Capacitance ($\overline{CS0}$, $\overline{CS1}$)	-	45	pF
C ₅	Input Capacitance (CKE0, CKE1)	-	45	pF
C ₆	Input Capacitance (DM0~DM7)	-	20	pF
C _{DQ1}	I/O Capacitance (DQ0~DQ63)	-	20	pF
C _{DQ2}	I/O Capacitance (DQS0~DQS7)	-	20	pF

NOTES :

1. Conditions outside the limits listed under "ABSOLUTE MAXIMUM RATINGS" may cause permanent damage to the device.
2. All voltages are referenced to V_{SS} , V_{SSQ} .
3. Peak to peak AC noise on V_{REF} may not exceed $\pm 2\%$ $V_{REF(DC)}$.
4. $V_{OH}=1.95V$, $V_{OL}=0.35V$
5. $V_{OH}=1.9V$, $V_{OL}=0.4V$
6. The values of $I_{OH(DC)}$ is based on $V_{DDQ}=2.3V$ and $V_{TT}=1.19V$.
The values of $I_{OL(DC)}$ is based on $V_{DDQ}=2.3V$ and $V_{TT}=1.11V$.
7. These parameters depend on the cycle rate and these values are measured at a cycle rate with the minimum values of t_{CK} and t_{RC} .
8. V_{TT} is not applied directly to the device. V_{TT} is a system supply for signal termination resistors, is expected to be set equal to V_{REF} and must track variations in the DC level of V_{REF} .
9. These parameters depend on the output loading. Specified values are obtained with the output open.
10. Transition times are measured between $V_{IH\ min(AC)}$ and $V_{IL\ max(AC)}$. Transition (rise and fall) of input signals have a fixed slope.
11. If the result of nominal calculation with regard to t_{CK} contains more than one decimal place, the result is rounded up to the nearest decimal place.
(i.e., $t_{DQSS}=0.75 \times t_{CK}$, $t_{CK}=7.5ns$, $0.75 \times 7.5ns=5.625ns$ is rounded up to 5.6ns.)
12. V_X is the differential clock cross point voltage where input timing measurement is referenced.
13. V_{ID} is magnitude of the difference between CLK input level and \overline{CLK} input level.
14. V_{ISO} means $\{V_{ICK}(CLK) + V_{ICK}(\overline{CLK})\} / 2$.
15. Refer to the figure below.




16. t_{AC} and t_{DQSK} depend on the clock jitter. These timing are measured at stable clock.

Power Up Sequence

1. Apply power and attempt to CKE at a low state ($\leq 0.2V$).
(all other inputs may be undefined)
 - (1) Apply V_{DD} before or at the same time as V_{DDQ} .
 - (2) Apply V_{DDQ} before or at the same time as V_{TT} and V_{REF} .
2. Start Clock and maintain stable condition for $200\mu s$ (min).
3. After stable power and clock, apply NOP and take CKE high.
4. Issue EMRS - enable DLL and establish Output Driver Type.
5. Issue MRS - reset DLL and set device to idle with bit A8.
(an additional 200cycles(min) of clock are required for DLL Lock)
6. Issue precharge command for all banks of the device.
7. Issue two or more Auto Refresh commands.
8. Issue MRS - Initialize device operation.
(If device operation mode is set at sequence 5, sequence 8 can be skipped.)
 - (EMRS : Extended Mode Register Set
 - MRS : Mode Register Set


TIMING DIAGRAMS

Command Input Timing




Refer to the Command Truth Table.


Timing of the CLK, \overline{CLK}




Read Timing (Burst Length = 4)




Write Timing (Burst Length=4)



DM, DATA MASK



Mode Register Set (MRS) Timing



A0	Burst Length	
A1	Burst Length	
A2	Burst Length	
A3	Addressing Mode	
A4	CAS Latency	
A5	CAS Latency	
A6	CAS Latency	
A7	"0"	Reserved
A8	DLL Reset	
A9	"0"	Reserved
A10	"0"	
A11	"0"	
A12	"0"	
BA0	"0"	Mode Register Set or Extended Mode Register Set
BA1	"0"	Mode Register Set or Extended Mode Register Set

			Burst Length	
A2	A1	A0	Sequential	Interleaved
0	0	0	Reserved	Reserved
0	0	1	2	2
0	1	0	4	4
0	1	1	8	8
1	0	0	Reserved	Reserved
1	0	1		
1	1	0		
1	1	1		

A3	Addressing Mode
0	Sequential
1	Interleaved



A6	A5	A4	CAS Latency
0	0	0	Reserved
0	0	1	
0	1	0	2
0	1	1	Reserved
1	0	0	
1	0	1	
1	1	0	2.5
1	1	1	Reserved

A8	DLL Reset
0	No
1	Yes

BA1	BA0	MRS or EMRS
0	0	Regular MRS cycle
0	1	Extended MRS cycle
1	0	Reserved
1	1	

※ "Reserved" should stay "0" during MRS cycle.

Extended Mode Register Set (EMRS) Timing




※ "Reserved" should stay "0" during EMRS cycle.


PACKAGE DIMENSIONS (THLD25N01B)

Unit: mm

FRONT



BACK



CONTACT DIMENSIONS

