

# HB56D436 Series

4,194,304-word × 36-bit High Density Dynamic RAM Module

The HB56D436 is a 4 M × 36 dynamic RAM module, mounted 8 pieces of 16-Mbit DRAM (HM5117400AS) sealed in SOJ package and 4 pieces of 4-Mbit DRAM (HM514100BS/CS) sealed in SOJ package. An outline of the HB56D436 is 72-pin single in-line package. Therefore, the HB56D436 makes high density mounting possible without surface mount technology. The HB56D436 provides common data inputs and outputs. Decoupling capacitors are mounted beneath each SOJ on the its module board.


## Feature

- 72-pin single in-line package
  - Lead pitch: 1.27 mm
- Single 5 V (± 5%) supply
- High speed
  - Access time: 60 ns/70 ns/80 ns (max)
- Low power dissipation
  - Active mode: 6.93 W/6.30 W/5.67 W (max)
  - Standby mode: 126 mW (max)
- Fast page mode capability
- 2,048 refresh cycle/32 ms
- 2 variations of refresh
  - $\overline{\text{RAS}}$ -only refresh
  - $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh
- TTL compatible.

## Ordering Information

| Type No.        | Access time | Package                | Contact pad |
|-----------------|-------------|------------------------|-------------|
| HB56D436BR-6A   | 60 ns       | 72-pin SIP socket type | Gold        |
| HB56D436BR-7A   | 70 ns       |                        |             |
| HB56D436BR-8A   | 80 ns       |                        |             |
| HB56D436SBR-6A  | 60 ns       | 72-pin SIP socket type | Solder      |
| HB56D436SBR-7A  | 70 ns       |                        |             |
| HB56D436SBR-8A  | 80 ns       |                        |             |
| HB56D436BR-6AC  | 60 ns       | 72-pin SIP socket type | Gold        |
| HB56D436BR-7AC  | 70 ns       |                        |             |
| HB56D436BR-8AC  | 80 ns       |                        |             |
| HB56D436SBR-6AC | 60 ns       | 72-pin SIP socket type | Solder      |
| HB56D436SBR-7AC | 70 ns       |                        |             |
| HB56D436SBR-8AC | 80 ns       |                        |             |

## Pin Arrangement



## HB56D436 Series

### Pin Arrangement (cont)

| Pin No. | Pin name        | Pin No. | Pin name                 | Pin No. | Pin name                 | Pin No. | Pin name        |
|---------|-----------------|---------|--------------------------|---------|--------------------------|---------|-----------------|
| 1       | V <sub>SS</sub> | 19      | A10                      | 37      | DQ17                     | 55      | DQ12            |
| 2       | DQ0             | 20      | DQ4                      | 38      | DQ35                     | 56      | DQ30            |
| 3       | DQ18            | 21      | DQ22                     | 39      | V <sub>SS</sub>          | 57      | DQ13            |
| 4       | DQ1             | 22      | DQ5                      | 40      | $\overline{\text{CAS0}}$ | 58      | DQ31            |
| 5       | DQ19            | 23      | DQ23                     | 41      | $\overline{\text{CAS2}}$ | 59      | V <sub>CC</sub> |
| 6       | DQ2             | 24      | DQ6                      | 42      | $\overline{\text{CAS3}}$ | 60      | DQ32            |
| 7       | DQ20            | 25      | DQ24                     | 43      | $\overline{\text{CAS1}}$ | 61      | DQ14            |
| 8       | DQ3             | 26      | DQ7                      | 44      | $\overline{\text{RAS0}}$ | 62      | DQ33            |
| 9       | DQ21            | 27      | DQ25                     | 45      | NC                       | 63      | DQ15            |
| 10      | V <sub>CC</sub> | 28      | A7                       | 46      | NC                       | 64      | DQ34            |
| 11      | NC              | 29      | NC                       | 47      | $\overline{\text{WE}}$   | 65      | DQ16            |
| 12      | A0              | 30      | V <sub>CC</sub>          | 48      | NC                       | 66      | NC              |
| 13      | A1              | 31      | A8                       | 49      | DQ9                      | 67      | PD1             |
| 14      | A2              | 32      | A9                       | 50      | DQ27                     | 68      | PD2             |
| 15      | A3              | 33      | NC                       | 51      | DQ10                     | 69      | PD3             |
| 16      | A4              | 34      | $\overline{\text{RAS2}}$ | 52      | DQ28                     | 70      | PD4             |
| 17      | A5              | 35      | DQ26                     | 53      | DQ11                     | 71      | NC              |
| 18      | A6              | 36      | DQ8                      | 54      | DQ29                     | 72      | V <sub>SS</sub> |


### Pin Description

| Pin name  | Function   |
|---|--|
| A0 – A10  | Address input:<br>Row address: A0 – A10<br>Column address: A0 – A10<br>Refresh address: A0 – A10 |
| DQ0 – DQ35  | Data-in/data-out   |
| $\overline{\text{CAS0}}$ – $\overline{\text{CAS3}}$ | Column address strobe  |
| $\overline{\text{RAS0}}$ , $\overline{\text{RAS2}}$ | Row address strobe   |
| $\overline{\text{WE}}$                              | Read/write enable  |
| V <sub>CC</sub>                                     | Power supply (+5 V)  |
| V <sub>SS</sub>                                     | Ground   |
| PD1 – PD4   | Presence detect pin  |
| NC  | No connection  |

### Presence Detect Pin Arrangement

| Pin No. | Pin name | HB56D436        |                 |                 |
|---------|----------|-----------------|-----------------|-----------------|
|         |          | 60 ns           | 70 ns           | 80 ns           |
| 67      | PD1      | V <sub>SS</sub> | V <sub>SS</sub> | V <sub>SS</sub> |
| 68      | PD2      | NC              | NC              | NC              |
| 69      | PD3      | NC              | V <sub>SS</sub> | NC              |
| 70      | PD4      | NC              | NC              | V <sub>SS</sub> |

Block Diagram



## HB56D436 Series

### Absolute Maximum Ratings

| Parameter                               | Symbol    | Value        | Unit |
|---|-----------|--------------|------|
| Voltage on any pin relative to $V_{SS}$ | $V_T$     | -1.0 to +7.0 | V    |
| Supply voltage relative to $V_{SS}$     | $V_{CC}$  | -1.0 to +7.0 | V    |
| Short circuit output current            | $I_{out}$ | 50           | mA   |
| Power dissipation                       | $P_T$     | 12           | W    |
| Operating temperature                   | $T_{opr}$ | 0 to +70     | °C   |
| Storage temperature                     | $T_{stg}$ | -55 to +125  | °C   |

### Recommended DC Operating Conditions ( $T_a = 0$ to +70°C)

| Parameter          | Symbol   | Min  | Typ | Max  | Unit | Note |
|--------------------|----------|------|-----|------|------|------|
| Supply voltage     | $V_{SS}$ | 0    | 0   | 0    | V    |      |
|                    | $V_{CC}$ | 4.75 | 5.0 | 5.25 | V    | 1    |
| Input high voltage | $V_{IH}$ | 2.4  | —   | 5.5  | V    | 1    |
| Input low voltage  | $V_{IL}$ | -1.0 | —   | 0.8  | V    | 1    |

Note: 1. All voltage referred to  $V_{SS}$

**DC Characteristics** ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 5\%$ ,  $V_{SS} = 0\text{ V}$ )

|  |           | HB56D436BR/SBR |          |       |          |       |          |               |   |      |
|--|-----------|----------------|----------|-------|----------|-------|----------|---------------|---|------|
|  |           | 60 ns          |          | 70 ns |          | 80 ns |          |               |   |      |
| Parameter                                | Symbol    | Min            | Max      | Min   | Max      | Min   | Max      | Unit          | Test condition  | Note |
| Operating current                        | $I_{CC1}$ | —              | 1320     | —     | 1200     | —     | 1080     | mA            | $t_{RC} = \text{min}$   | 1, 2 |
| Standby current                          | $I_{CC2}$ | —              | 24       | —     | 24       | —     | 24       | mA            | TTL interface<br>RAS, CAS = $V_{IH}$<br>Dout = High-Z                         |      |
|  |           | —              | 12       | —     | 12       | —     | 12       | mA            | CMOS interface<br>RAS, CAS $\geq$<br>$V_{CC} - 0.2\text{ V}$<br>Dout = High-Z |      |
| RAS-only refresh current                 | $I_{CC3}$ | —              | 1320     | —     | 1200     | —     | 1080     | mA            | $t_{RC} = \text{min}$   | 2    |
| Standby current                          | $I_{CC5}$ | —              | 60       | —     | 60       | —     | 60       | mA            | RAS = $V_{IH}$<br>CAS = $V_{IL}$<br>Dout = enable                             | 1    |
| CAS-before-RAS refresh current           | $I_{CC6}$ | —              | 1320     | —     | 1200     | —     | 1080     | mA            | $t_{RC} = \text{min}$   |      |
| Page mode current                        | $I_{CC7}$ | —              | 1080     | —     | 960      | —     | 880      | mA            | $t_{PC} = \text{min}$   | 1, 3 |
| Input leakage current                    | $I_{LI}$  | -10            | 10       | -10   | 10       | -10   | 10       | $\mu\text{A}$ | $0\text{ V} \leq V_{in} \leq 7\text{ V}$                                      |      |
| Output leakage current<br>Dout = disable | $I_{LO}$  | -10            | 10       | -10   | 10       | -10   | 10       | $\mu\text{A}$ | $0\text{ V} \leq V_{out} \leq 7\text{ V}$                                     |      |
| Output high voltage                      | $V_{OH}$  | 2.4            | $V_{CC}$ | 2.4   | $V_{CC}$ | 2.4   | $V_{CC}$ | V             | High Iout = -5 mA   |      |
| Output low voltage                       | $V_{OL}$  | 0              | 0.4      | 0     | 0.4      | 0     | 0.4      | V             | Low Iout = 4.2 mA   |      |

Notes: 1.  $I_{CC}$  depends on output load condition when the device is selected.  $I_{CC}$  max is specified at the output open condition.

2. Address can be changed once or less while RAS =  $V_{IL}$ .

3. Address can be changed once or less while CAS =  $V_{IH}$ .

## HB56D436 Series

Capacitance ( $T_a = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 5\%$ )

| Parameter   | Symbol    | Typ | Max | Unit | Note |
|---|-----------|-----|-----|------|------|
| Input capacitance (Address)                               | $C_{I1}$  | —   | 88  | pF   | 1    |
| Input capacitance ( $\overline{WE}$ )                     | $C_{I2}$  | —   | 104 | pF   | 1    |
| Input capacitance ( $\overline{RAS}$ )                    | $C_{I3}$  | —   | 57  | pF   | 1    |
| Input capacitance ( $\overline{CAS}$ )                    | $C_{I4}$  | —   | 36  | pF   | 1    |
| Output capacitance<br>(DQ0 – 7, 9 – 16, 18 – 25, 27 – 34) | $C_{VO1}$ | —   | 17  | pF   | 1, 2 |
| Output capacitance (DQ8, 17, 26, 35)                      | $C_{VO2}$ | —   | 22  | pF   | 1, 2 |

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{CAS} = V_{IH}$  to disable Dout.

AC Characteristics ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 5\%$ ,  $V_{SS} = 0\text{ V}$ ) \*1, \*2

Read, Write and Refresh Cycle (Common parameters)

| Parameter   | Symbol    | HB56D436BR/SBR |       |       |       |       |       | Unit | Note |
|---|-----------|----------------|-------|-------|-------|-------|-------|------|------|
|   |           | 60 ns          |       | 70 ns |       | 80 ns |       |      |      |
|   |           | Min            | Max   | Min   | Max   | Min   | Max   |      |      |
| Random read or write cycle time                     | $t_{RC}$  | 110            | —     | 130   | —     | 150   | —     | ns   |      |
| $\overline{RAS}$ precharge time                     | $t_{RP}$  | 40             | —     | 50    | —     | 60    | —     | ns   |      |
| $\overline{CAS}$ precharge time                     | $t_{CP}$  | 10             | —     | 10    | —     | 10    | —     | ns   |      |
| $\overline{RAS}$ pulse width                        | $t_{RAS}$ | 60             | 10000 | 70    | 10000 | 80    | 10000 | ns   |      |
| $\overline{CAS}$ pulse width                        | $t_{CAS}$ | 15             | 10000 | 20    | 10000 | 20    | 10000 | ns   |      |
| Row address setup time                              | $t_{ASR}$ | 0              | —     | 0     | —     | 0     | —     | ns   |      |
| Row address hold time                               | $t_{RAH}$ | 10             | —     | 10    | —     | 10    | —     | ns   |      |
| Column address setup time                           | $t_{ASC}$ | 0              | —     | 0     | —     | 0     | —     | ns   |      |
| Column address hold time                            | $t_{CAH}$ | 15             | —     | 15    | —     | 15    | —     | ns   |      |
| $\overline{RAS}$ to $\overline{CAS}$ delay time     | $t_{RCD}$ | 20             | 45    | 20    | 50    | 20    | 60    | ns   | 3    |
| $\overline{RAS}$ to column address delay time       | $t_{RAD}$ | 15             | 30    | 15    | 35    | 15    | 40    | ns   | 4    |
| $\overline{RAS}$ hold time                          | $t_{RSH}$ | 15             | —     | 20    | —     | 20    | —     | ns   |      |
| $\overline{CAS}$ hold time                          | $t_{CSH}$ | 60             | —     | 70    | —     | 80    | —     | ns   |      |
| $\overline{CAS}$ to $\overline{RAS}$ precharge time | $t_{CRP}$ | 10             | —     | 10    | —     | 10    | —     | ns   |      |
| Transition time (rise and fall)                     | $t_T$     | 3              | 50    | 3     | 50    | 3     | 50    | ns   | 5    |
| Refresh period                                      | $t_{REF}$ | —              | 32    | —     | 32    | —     | 32    | ms   | 17   |

**Read Cycle**

| Parameter   | Symbol           | HB56D436BR/SBR |     |       |     |       |     | Unit | Note         |
|---|------------------|----------------|-----|-------|-----|-------|-----|------|--------------|
|   |                  | 60 ns          |     | 70 ns |     | 80 ns |     |      |              |
|   |                  | Min            | Max | Min   | Max | Min   | Max |      |              |
| Access time from $\overline{\text{RAS}}$            | $t_{\text{RAC}}$ | —              | 60  | —     | 70  | —     | 80  | ns   | 6, 7, 16     |
| Access time from $\overline{\text{CAS}}$            | $t_{\text{CAC}}$ | —              | 15  | —     | 20  | —     | 20  | ns   | 7, 8, 15, 16 |
| Access time from address                            | $t_{\text{AA}}$  | —              | 30  | —     | 35  | —     | 40  | ns   | 7, 9, 15, 16 |
| Read command setup time                             | $t_{\text{RCS}}$ | 0              | —   | 0     | —   | 0     | —   | ns   |              |
| Read command hold time to $\overline{\text{CAS}}$   | $t_{\text{RCH}}$ | 0              | —   | 0     | —   | 0     | —   | ns   | 10           |
| Read command hold time to $\overline{\text{RAS}}$   | $t_{\text{RRH}}$ | 0              | —   | 0     | —   | 0     | —   | ns   | 10           |
| Column address to $\overline{\text{RAS}}$ lead time | $t_{\text{RAL}}$ | 30             | —   | 35    | —   | 40    | —   | ns   |              |
| Output buffer turn-off time                         | $t_{\text{OFF}}$ | 0              | 15  | 0     | 20  | 0     | 20  | ns   | 11           |

**Write Cycle**

| Parameter                 | Symbol           | HB56D436BR/SBR |     |       |     |       |     | Unit | Note |
|---------------------------|------------------|----------------|-----|-------|-----|-------|-----|------|------|
|                           |                  | 60 ns          |     | 70 ns |     | 80 ns |     |      |      |
|                           |                  | Min            | Max | Min   | Max | Min   | Max |      |      |
| Write command setup time  | $t_{\text{WCS}}$ | 0              | —   | 0     | —   | 0     | —   | ns   | 12   |
| Write command hold time   | $t_{\text{WCH}}$ | 15             | —   | 15    | —   | 15    | —   | ns   |      |
| Write command pulse width | $t_{\text{WP}}$  | 10             | —   | 10    | —   | 10    | —   | ns   |      |
| Data-in setup time        | $t_{\text{DS}}$  | 0              | —   | 0     | —   | 0     | —   | ns   | 13   |
| Data-in hold time         | $t_{\text{DH}}$  | 15             | —   | 15    | —   | 15    | —   | ns   | 13   |

# HB56D436 Series

## Refresh Cycle

| Parameter  | Symbol           | HB56D436BR/SBR |     |       |     |       |     | Unit | Note |
|--|------------------|----------------|-----|-------|-----|-------|-----|------|------|
|  |                  | 60 ns          |     | 70 ns |     | 80 ns |     |      |      |
|  |                  | Min            | Max | Min   | Max | Min   | Max |      |      |
| $\overline{\text{CAS}}$ setup time<br>(CBR refresh cycle)              | $t_{\text{CSR}}$ | 10             | —   | 10    | —   | 10    | —   | ns   |      |
| $\overline{\text{CAS}}$ hold time<br>(CBR refresh cycle)               | $t_{\text{CHR}}$ | 20             | —   | 20    | —   | 20    | —   | ns   |      |
| $\overline{\text{WE}}$ setup time<br>(CBR refresh cycle)               | $t_{\text{WRP}}$ | 10             | —   | 10    | —   | 10    | —   | ns   |      |
| $\overline{\text{WE}}$ hold time<br>(CBR refresh cycle)                | $t_{\text{WRH}}$ | 10             | —   | 10    | —   | 10    | —   | ns   |      |
| $\overline{\text{RAS}}$ precharge to $\overline{\text{CAS}}$ hold time | $t_{\text{RPC}}$ | 10             | —   | 10    | —   | 10    | —   | ns   |      |

## Fast Page Mode Cycle

| Parameter  | Symbol            | HB56D436BR/SBR |        |       |        |       |        | Unit | Note      |
|--|-------------------|----------------|--------|-------|--------|-------|--------|------|-----------|
|  |                   | 60 ns          |        | 70 ns |        | 80 ns |        |      |           |
|  |                   | Min            | Max    | Min   | Max    | Min   | Max    |      |           |
| Fast page mode cycle time  | $t_{\text{PC}}$   | 40             | —      | 45    | —      | 50    | —      | ns   |           |
| Fast page mode $\overline{\text{RAS}}$ pulse width                       | $t_{\text{RASP}}$ | —              | 100000 | —     | 100000 | —     | 100000 | ns   | 14        |
| Access time from $\overline{\text{CAS}}$ precharge                       | $t_{\text{CPA}}$  | —              | 35     | —     | 40     | —     | 45     | ns   | 7, 15, 16 |
| $\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge | $t_{\text{CPRH}}$ | 35             | —      | 40    | —      | 45    | —      | ns   |           |

## Test Mode Cycle

| Parameter                                   | Symbol           | HB56D436BR/SBR |     |       |     |       |     | Unit | Note |
|---|------------------|----------------|-----|-------|-----|-------|-----|------|------|
|   |                  | 60 ns          |     | 70 ns |     | 80 ns |     |      |      |
|   |                  | Min            | Max | Min   | Max | Min   | Max |      |      |
| Test mode $\overline{\text{WE}}$ setup time | $t_{\text{WTS}}$ | 0              | —   | 0     | —   | 0     | —   | ns   |      |
| Test mode $\overline{\text{WE}}$ hold time  | $t_{\text{WTH}}$ | 10             | —   | 10    | —   | 10    | —   | ns   |      |

## Counter Test Cycle

| Parameter  | Symbol           | HB56D436BR/SBR |     |       |     |       |     | Unit | Note |
|--|------------------|----------------|-----|-------|-----|-------|-----|------|------|
|  |                  | 60 ns          |     | 70 ns |     | 80 ns |     |      |      |
|  |                  | Min            | Max | Min   | Max | Min   | Max |      |      |
| $\overline{\text{CAS}}$ precharge time in counter test cycle | $t_{\text{CPT}}$ | 40             | —   | 40    | —   | 40    | —   | ns   |      |

- Notes:
1. AC measurements assume  $t_T = 5$  ns.
  2. An initial pause of 200  $\mu$ s is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing  $\overline{\text{RAS}}$ -only refresh or  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh). If the internal refresh counter is used, a minimum of eight  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycles are required.
  3. Operation with the  $t_{\text{RCD}}$  (max) limit insures that  $t_{\text{RAC}}$  (max) can be met,  $t_{\text{RCD}}$  (max) is specified as a reference point only, if  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD}}$  (max) limit, then access time is controlled exclusively by  $t_{\text{CAC}}$ .
  4. Operation with the  $t_{\text{RAD}}$  (max) limit insures that  $t_{\text{RAC}}$  (max) can be met,  $t_{\text{RAD}}$  (max) is specified as a reference point only, if  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD}}$  (max) limit, then access time is controlled exclusively by  $t_{\text{AA}}$ .
  5.  $V_{\text{IH}}$  (min) and  $V_{\text{IL}}$  (max) are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{\text{IH}}$  (min) and  $V_{\text{IL}}$  (max).
  6. Assumes that  $t_{\text{RCD}} \leq t_{\text{RCD}}$  (max) and  $t_{\text{RAD}} \leq t_{\text{RAD}}$  (max). If  $t_{\text{RCD}}$  or  $t_{\text{RAD}}$  is greater than the maximum recommended value shown in this table,  $t_{\text{RAC}}$  exceeds the value shown.
  7. Measured with a load circuit equivalent to 2TTL loads and 100 pF.
  8. Assumes that  $t_{\text{RCD}} \geq t_{\text{RCD}}$  (max),  $t_{\text{RAD}} \leq t_{\text{RAD}}$  (max).
  9. Assumes that  $t_{\text{RCD}} \leq t_{\text{RCD}}$  (max),  $t_{\text{RAD}} \geq t_{\text{RAD}}$  (max).
  10. Either  $t_{\text{RCH}}$  or  $t_{\text{RRH}}$  must be satisfied for a read cycles.
  11.  $t_{\text{OFF}}$  (max) is defined as the time at which the output achieves the open circuit condition and is not referred to output voltage levels.
  12. Early write cycle only. ( $t_{\text{WCS}} \geq t_{\text{WCS}}$  (min).)
  13. These parameters are referred to  $\overline{\text{CAS}}$  leading edge in early write cycles.
  14.  $t_{\text{RASP}}$  defines  $\overline{\text{RAS}}$  pulse width in fast page mode cycles.
  15. Access time is determined by the longer of  $t_{\text{AA}}$  or  $t_{\text{CAC}}$  or  $t_{\text{CPA}}$ .
  16. In a test mode read cycle, the value of  $t_{\text{RAC}}$ ,  $t_{\text{AA}}$ ,  $t_{\text{CAC}}$  and  $t_{\text{CPA}}$  is delayed for 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
  17.  $t_{\text{REF}}$  is determined by 2,048 refresh cycles.

### Timing Waveform

- Refer to the HM5117400A data sheet.
- The HB56D436 writes data only in early write cycle ( $t_{\text{WCS}} \geq t_{\text{WCS}}$  (min)).
- Delayed write cycle is not available.

# HB56D436 Series

## Physical Outline

Unit: mm/inch

