

MB81C1002-70/-80/-10/-12

CMOS 1,048,576 BIT STATIC COLUMN MODE DYNAMIC RAM

CMOS 1,048,576 X 1 BIT Static Column Mode Dynamic RAM

The Fujitsu MB81C1002 is CMOS fully decoded dynamic RAM organized as 1,048,576 words x 1 bit. The MB81C1002 has been designed for mainframe memories, buffer memories, and video image memories requiring high speed, high-band width output with low power dissipation, as well as for memory systems of handheld computers which need very low power dissipation.

Fujitsu's advanced three-dimensional stacked capacitor cell technology makes the MB81C1002 High α-ray soft error immunity and long refresh time.

The CMOS circuits can be used as peripheral circuits. In addition, low power dissipation and high speed operation are realized.

The specification is applied to "BC" version revised with intent to realized faster access time. So faster speed version (70ns and 80ns) are available on this chip.

PRODUCT LINE & FEATURES


Parameter	MB81C1002 -70	MB81C1002 -80	M881C1002	MB81C1002 -12				
RAS Access Time	70ns max.	80ns max.	100ns max.	120ns max.				
Random Cycle Time	140ns min.	155ns min.	180ns min.	210ns min.				
Address Access Time	43ns max.	45ns max.	50ns max.	60ns max.				
CAS Access Time	25ns max.	25ns max.	25ns max.	35ns max.				
Static Column Mode Cycle Time	48ns min.	50ns min.	55ns min.	65ns min.				
Low Power Dissipation Operating current	413mW max. 385mW max. 330mW max. 275mW m							
Standby current	11mW max. (TTL level) / 5.5mW max. (CMOS level)							

- 1,048,576 words x 1 bit organization
- Silicon gate, CMOS, 3D-Stacked Capacitor Cell
- · All input and output are TTL compatible
- 512 refresh cycles every 8.2 ms
- · Common I/O capability by using early write
- RAS only, CAS-before-RAS, or Hidden Refresh
- Static column Mode, Read-Modify-Write capacity
- On chip substrate bias generator for high performance

ABSOLUTE MAXIMUM RATINGS (see NOTE)

Paramete	r	Symbol	Value	Unli
Voltage at any pin relativ	e to VSS	V _{IN} , V _{OUT}	−1 to +7	٧
Voltage of V _{CC} supply re	lative to VSS	V _{CC}	-1 to +7	٧
Power Dissipation	-	PD	1.0	w
Short Circuit Output Curr	ent	_	50	mA
Storage Temperature	Ceramic	T _{STG}	-55 to +150	90
Storage remperatore	Plastic	'STG	-55 to +125	`

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



DIP-18P-M04



DIP-18C-A01




LCC-26P-M04



ZIP-20P-M02


This device contains circultry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precutions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE (T_A = 25°C, f = 1MHz)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance, A0 to A9, D _{IN}	C _{IN} ,		5	pF
Input Capacitance, RAS, CAS, WE	C _{IN2}	_	5	рF
Output Capacitance, Dout	Соит	_	5	pF

PIN ASSIGNMENTS AND DESCRIPTIONS



RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min	Тур	Max	Unit	Amblent Operating Temp		
		Vcc	4.5	5.0	5.5	v			
Supply Voltage	ᄖᅵ	V _{SS}	0	0	0	•			
Input High Voltage, all inputs	1	VIH	2.4	_	6.5	٧	0 °C to +70 °C		
Input Low Voltage, all inputs	1	VIL	-2.0		0.8	٧			

FUNCTIONAL OPERATION

ADDRESS INPUTS

Twenty input bits are required to decode any one of 1,048,576 cell addresses in the memory matrix. Since only ten address bits are available, the column and row inputs are separately strobed by CAS and RAS as shown in Figure 1. First, nine row address bits are input on pins AO-through-A9 and latched with the row address strobe (RAS) then, ten column address bits are input and latched with the column address strobe (RAS). Both row and column addresses must be stable on or before the falling edge of CAS and RAS, respectively. The address latches are of the flow-through type; thus, address information appearing after trait (min)+ tr is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of WE. When WE is active Low, a write cycle is initiated; when WE is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Data is written into the MB81C1002 during write or read-modify-write cycle. The input data is strobed and latched by the later falling edge of CAS or WE. In an early write cycle, data input is strobed by CAS, and set up and hold times are referenced to CAS. In a delayed write or read-modify-write cycle, WE is set low after CAS. Thus, data input is strobed by WE, and set up and hold times are referenced to WE.

DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

tRAC: from the falling edge of RAS when tRCD (max) is satisfied.

tCAC: from the falling edge of CAS when tRCD is greater than tRCD, tRAD (max).

tAA : from column address input when tRAD is greater then tRAD (max).

STATIC COLUMN MODE OF OPERATION

The static column mode operation allows continuous read, write, or read-modify-write cycle within a rowby applying new column address. In the static column mode, RAS can be kept low throughout static column mode operation.

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Notes 3

Perame	ter Notes	Symbol	Conditions	Min	Тур	Max	Unit	
Output high voltage		V _{OH} IOH = -5 mA		2.4	_	_	٧	
Output low voltage		V _{OL}	IOL = 4.2 mA	_	_	0.4	1	
Input leakage current	(any input)	1 ((L)	0V ≤ VIN ≤ 5.5V; 4.5V ≤ VCC ≤ 5.5V; VSS=0V;All other pins not under test =0V	-10	-	10	μА	
Output leakage current		l O(L)	0V ≤ VOUT ≤ 5.5V; Data out disabled	-10	_	10		
	MB81C1002-70					75		
Operating current	MB81C1002-80	ICC,	RAS & CAS cycling; t _{RC} = min	_	_	70	mA	
(Average power supply current) 2	MB81C1002-10] 1001				60		
	MB81C1002-12					50	l	
Standby current	TTL level	100	RAS=CAS=VIH			2.0	mA	
(Power supply current)	CMOS level	ICC 2	RAS=CAS ≥ VCC-0.2V			1.0		
	MB81C1002-70	1	CAS=VIH, RAS cycling; 1 _{RC} = min	_	_	70	mA	
Refresh current	MB81C1002-80					65		
#1 (Average power supply current) 2	MB81C1002-10	ICC 3				55		
2	MB81C1002-12				l	45		
	MB81C1002-70					37		
Static column mode	MB81C1002-80	ICC.	RAS = CAS =VIL			35] _,	
current 2	MB81C1002-10	1004	cycling; t _{SC} = min	_	_	30	mA	
_	MB81C1002-12					23]	
Refresh current #2 (Average power	MB81C1002-70		RAS cycling ;			70		
	MB81C1002-80	ICC 5	CAS-before-RAS:			65] _,	
supply current) 2	MB81C1002-10] 100 \$	t _{RC} = min	_	_	55	1 mA	
ت د	MB81C1002-12		''-			45		

AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

	No. Parameter Notes		MB81C1002-70		MB81C1002-80		MB81C1002-10		MB81C1002-12		
NO.			Min	Max	Min	Max	Min	Max	Min	Max	Unit
1	Time Between Refresh	t _{REF}		8.2	_	8.2		8.2	_	8.2	ms
2	Random Read/Write Cycle Time	t _{RC}	140	_	155	_	180		210	-	ns
3	Read-Modify-Write Cycle Time	t _{RWC}	167	_	182	_	210	_	245	_	ns
4	Access Time from RAS 6,9	t _{RAC}		70	-	80	_	100	_	120	ns
5	Access Time from CAS 9	t _{CAC}	_	25		25		25	_	35	ns
6	Column Address Access Time 8,9	t _{AA}		43		45		50		60	ns
7	Output Hold Time	t _{oH}	7	-	7		7		7	_	ns
8	Output Buffer Turn on Delay Time	ton	5		5	_	5		5	-	ns
9	Output Buffer Turn off Delay Time 10	toff	_	25	_	25		25	_	25	ns
10	Transition Time	t _T	3	50	3	50	3	50	3	50	ns
11	RAS Precharge Time	t _{RP}	60	_	65	_	70		80		ns
12	RAS Pulse Width	t _{RAS}	70	100000	80	100000	100	100000	120	100000	ns
13	RAS Hold Time	t _{RSH}	25	_	25	_	30	_	35	_	ns
14	CAS to RAS Precharge Time	t _{CRP}	0	_	0	-	0		0	_	ns
15	RAS to CAS Delay Time 11,12	t _{RCD}	20	45	22	55	25	70	25	85	ns
16	CAS Pulse Width	t _{CAS}	25		25	_	30	_	35	_	ns
17	CAS Hold Time	t _{csH}	70	_	80	_	100	_	120		ns
18	CAS Precharge Time (C-B-R cycle) 21	t _{CPN}	15	_	15		15	_	15	_	ns
19	Row Address Set Up Time	t _{asr}	0	_	0	_	0	_	0	_	ns
20	Row Address Hold Time	t _{RAH}	10	_	12		15	_	15	_	ns
21	Column Address Set Up Time 7	t ASC	0		0	_	0	_	0	_	ns
22	Column Address Hold Time	t _{cah}	20	_	20		20		25		ns
23	RAS to Column Address Delay Time 13	t _{RAD}	15	27	17	35	20	50	20	60	ns
24	Column Address to RAS Lead Time	t _{RAL}	43	_	45	_	50	_	60		ns
25	Read Command Set Up Time	t _{RCS}	0	_	0	_	0		0	_	ns
26	Read Command Hold Time Referenced to RAS	t _{RRH}	0	_	0		0	_	0	-	ns
27	Read Command Hold Time Referenced to CAS	t _{RCH}	0	-	0	_	0	-	0	_	ns
28	Write Command Hold Time	twcH	20	_	20	_	20		25	_	ns
29	WE Pulse Width	t _{wp}	15	_	15	_	15	_	20	_	ns
30	Write Command to RAS Lead Time		22	_	22		25	_	30		ns
31	Write Command to CAS Lead Time		17	_	17	_	20	_	25		ns
32	DIN Set Up Time	t _{cwL}	0	_	0	_	0	_	0	_	ns
33	DIN Hold Time	t _{DH}	20	_	20	_	20	_	25	_	ns
						<u>_</u>				1	

AC CHARACTERISTICS (Continued)


(A	(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5											
	Parameter Notes		Symbol MB81C1002-7		1002-70			MB81C1002-10		MB81C1002+12		Unit
No.	Parameter	NOTES	Symbol	Min	Max	Min	Max	Min	Max	Min	Mex	
34	RAS to WE Delay Time	15,20	t _{RWD}	70		80		100		120	_	ns
35	CAS to WE Delay Time	15	t _{cwD}	25	_	25	-	30	-	35	_	ns
36	Column Address to WE Delay Time	15	t AWD	43		45	_	50	_	60		ns
37	RAS Precharge Time to CAS Active Time (Refresh Cycles)		t RPC	0	_	0		0	_	0	_	ns
38	CAS Set Up Time for CAS—before —RAS Refresh		t csn	0	_	0	_ '	0	_	0	_	ns
39	CAS Hold Time for CAS-before -RAS Refresh		t chr	15	-	15	1	15	-	20	_	ns
40	Access Time from CAS (Counter Test Cycle)		t cat		43	_	45	_	50		60	ns
50	Static Column Mode Read/Write Cycle Time		t sc	48	_	50	_	55		65		ns
51	Static Column Mode Read-Modify- Write Cycle Time		t sawc	96	_	100	_	110	_	130	_	ns
52	Access Time Relative to Last Write	16	t alw	_	91	_	95	_	105	_	125	ns
53	Access Time from WE Precharge		t wpa	ı	25		25		30	_	35	ns
54	Output Hold Time for Column Addre Change	ss	t _{AOH}	10		10	-	10		10		ns
55	Write Latched Data Hold Time		t woH	0		0	_	. 0		0	_	ns
56	Column Address Hold Time Referenced to RAS Rising Time	17	t _{AHR}	15	_	15	_	15	_	15	_	ns
57	Last Write to Column Address Delay Time	18,19	t LWAD	25	48	25	50	25	55	30	65	ns
58	Column Address Hold Time Referenced to Last Write		t AHLW	91	<u> </u>	95	_	105	_	125	_	ns
59	RAS to Second Write Delay Time		t _{RSWD}	70	_	80		100		120	_	ns
60	WE Inactive Time		t wı	13	_	15		15		20		ns
61	Write Set Up Time for Output Disable	20	t ws	0	_	0		0	_	0	_	ns
62	Write Hold Time for Output Disable	20	t _{wH}	0	_	0	_	0		0	_	ns
63	Static Column Mode CAS Precharge Time)	t cp	15		15	_	15		15	_	ns
64	Write Command Hold Time Referenced to RAS		t _{whn}	5	_	5	_	5		5	_	ns

MB81C1002-70 MB81C1002-80 MB81C1002-10 MB81C1002-12

Notes:

- 1. Referenced to VSS
- Icc depends on the output load conditions and cycle rates; The specified values are obtained with the output open. Icc depends on the number of address change as RAS = VIL and CAS = VIH.
 - Icc1, Iccs and Iccs are specified at three time of address change during TRAS = VIL and TCAS = VIH.
 - Icc4 is specified at one time of address change during RAS = VIL and CAS = VIH.
- An Initial pause (RAS = CAS = VIH) of 200µs is required after power-up followed by any 8 RAS—only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS—before—RAS initialization cycles instead of 8 RAS cycles are required.
- 4. AC characteristics assume t_T = 5ns
- V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{IL} (max).
- 6. Assumes that trco ≤ trco (max), and trao ≤ trao (max). If trco (or trao) is greater than the maximum recommended value shown in this table, trac will be increased by the amount that trco (or trao) exceeds the value shown. Refer to Fig. 2 and 3.
- 7. Assumes that write cycle only,
- 8. If tran ≥ tran (max), access time is tax .
- 9. Measured with a load equivalent to two TTL loads and 100 pF.
- topp is specified that output buffer change to high impedance state.
- 11. Operation within the t_{RCD} (max) limit insures that t_{RCD} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, access time is controlled exclusively by t_{CAC} or t_{AA}.

- 12. troo (min) = tran (min)+ 2t T + tasc (min).
- 13. Operation within the trad (max) limit insures that trac (max) can be met. trad (max) is specified as a reference point only; if trad is greater than the specified trad (max) limit, access time is controlled exclusively by trac or trad.
- 17. t_{AHR} is specified to latch column address by the rising edge of RAS.
- 18. Operation within the t. wAD (max) limit insures that tAwL (max) can be met. t. wAD(max) is specified as a reference point only; if t. wAD is greater than the specified t. wAD (max) limit, then access time is controlled by t.A.
- 19. twan (min) = tca+ (min) + tr (tr=5ns).
- 20. tws, twn and trwo are specified as a reference point only. If tws ≥ tws(min) and twn ≥ twn(min), the data output pin will remain High-Z state through entire cycle. If It trwo ≥ trwo(min), the data output will contain data read from the selected cell.
- 21. Assumes that CAS -before-RAS refresh, CAS -before-RAS refresh counter test cycle only




FUNCTIONAL TRUTH TABLE


	Clock Input			Address Input		Data		Refresh	Note	
Operation Mode	RAS	CAS	WE	Row	Column	Input	Output	Heiresn	Note	
Standby	Н	Н	Х	_	_	_	High-Z	_		
Read Cycle	L	L	н	Valid	Valid		Valid	0	$t_{RCS} \ge t_{RCS}$ (min) $t_{RCH} \ge t_{RCH}$ (min)	
Write Cycle (Early Write)	L	L	L	Valid	Valid	Valid	*1 High-Z	0	t _{ws} ≥ t _{ws} (min)	
Read-Modify-Write Cycle	L	L	H→L	Valid	Valid	X → Valid	Valid	0	t _{CWD} ≥t _{CWD} (min)	
Static Column Mode Read Cycle	L	L	н	*2 Valid	Valid	_	Valid	х	$t_{RCS} \ge t_{RCS}$ (min) $t_{RCH} \ge t_{RCH}$ (min)	
Static Column Mode Write Cycle	L	L	L	*2 Valid	Valid	Valid	*1 High-Z	X		
Static Column Mode Read-Modify-Write Cycle	L	L	H→L	*2 Valid	Valid	X → Valid	Valid	×	t _{CWD} ≥t _{CWD} (min)	
Static Column Mode Mixed Cycle	L	L	L∕H	*2 Valid	Valid	Valid	High-Z or Valid	х		
RAS-only Refresh Cycle	L	н	х	Valid	_	_	High-Z	0		
CAS-before-RAS Refresh Cycle	L	L	х	_			High-Z	0		
Hidden Refresh Cycle	H→L	L	х	_	_	_	Valid	0	Previous data is kept	


Notes:


- *2: After first cycle, row address is not necessary.


TIMING DIAGRAMS























Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycleat each of 512 row addresses every 8.2-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.

RAS-only refresh is performed by keeping RAS Low and CAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, Dout pin is kept in a high-impedance state.



CAS-before-RAS refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held Low for the specified setup time (tcsn) before RAS goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next CAS-before-RAS refresh operation.





A special timing sequence using the CAS-before-RAS refresh counter test cycle provides a convenient method to verify the functionality of CAS-before-RAS refresh circuitry. If, after a CAS-before-RAS refresh cycle. CAS makes a transition from High to Low while RAS is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:


Row Address: Bits A0 through A9 are defined by the on-chip refresh counter.

Column Address: Bits A0 through A9 are defined by latching levels on A0–A9 at the second falling edge of CAS.


The CAS-before-RAS Counter Test Cycle is designed for use with the following procedures:

- 1) Initialize the internal refresh address counter by using eight CAS-before-RAS refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write zeroes (0s) to all 512 row addresses at the same column address by using normal early write cycles.
- 4) Read zeroes written in procedure 3 and check; simultaneously write ones (1s) to the same addresses by using internal refresh counter test read-write cycles. Repeat this procedure 512 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4 by using normal read cycle for all 512 memory locations.
- 6) Complement test pattern and repeat procedures 3, 4, and 5.

PACKAGE DIMENSIONS




PACKAGE DIMENSIONS (Continued)



PACKAGE DIMENSIONS (Continued)

(Suffix: -PJ)



PACKAGE DIMENSIONS (Continued) (Sufflix: -PSZ)

