

Am8228 • Am8238

System Controller and Bus Driver for 8080A Compatible Microprocessors

Distinctive Characteristics

- Multi-byte instruction interrupt acknowledge
- Selectable single level vectored interrupt (RST-7)
- 28-pin molded or hermetic DIP package
- Single chip system controller and data bus driver for Am9080/8080A systems
- Am8238-4 high speed version available for use with 1 μ sec instruction cycle of Am9080A-4


- Bi-directional three-state bus driver for CPU independent operation
- Advanced low-power Schottky processing
- 100% reliability assurance testing in compliance with MIL-STD-883
- Available in military and commercial temperature range
- Am8238 has extended IOW/MEMW pulse width

FUNCTIONAL DESCRIPTION

The Am8228 and Am8238 are single chip System Controller Data Bus drivers for the Am9080A Microcomputer System. They generate all control signals required to directly interface Am9080A/8080A compatible system circuits (memory and I/O) to the CPU.

Bi-directional bus drivers with three-state outputs are provided for the system data bus, facilitating CPU independent bus operations such as direct memory access. Interrupt processing is accommodated by means of a single vectored interrupt or by means of the standard 8080A multiple byte interrupt vector operation.

LOGIC DIAGRAM




ORDERING INFORMATION

Package Type	Temperature Range	Am8228 Order Number	Am8238 Order Number
Molded DIP	0°C to +70°C	AM8228PC	AM8238PC
Hermetic DIP	0°C to +70°C	D8228	D8238
Hermetic DIP Dice	-55°C to +125°C 0°C to +70°C	AM8228DM AM8228XC	AM8238DM AM8238XC
Hermetic DIP	0°C to +70°C		AM8238-4DC*
Molded DIP	0°C to +70°C		AM8238-4PC*


*For use with Am9080A-4 with minimum clock period of 250ns.

LOGIC SYMBOL



LIC-629

CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation.

LIC-630

8

MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C						
Temperature (Ambient) Under Bias	-55°C to +125°C						
Supply Voltage to Ground Potential (Pin 28 to Pin 14) Continuous	-0.5V to +7.0V						
DC Voltage Applied to Outputs for HIGH Output State	-0.5V to +V _{CC} max.						
DC Input Voltage	-1.5V to +7.0V						
DC Output Current, Into Outputs	50mA						
DC Input Current	-30mA to +5.0mA						

ELECTRICAL CHARACTERISTICS The Following Conditions Apply Unless Otherwise Noted:

Am8228XM, Am8238XM T_A = -55°C to +125°C V_{CCMIN.} = 4.50V V_{CCMAX.} = 5.50V
 Am8228XC, Am8238XC, Am8238-4XC T_A = 0°C to +70°C V_{CCMIN.} = 4.75V V_{CCMAX.} = 5.25V

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Parameters	Description	Test Conditions (Note 2)	Typ.	Min. (Note 1)	Max.	Units		
V _{OH}	Output HIGH Voltage	V _{CC} = MIN., I _{OH} = -10μA	I _{OH} = -10μA	D ₀ -D ₇	MIL	3.35	3.8	Volts
			I _{OH} = -1.0mA	All other outputs	COM'L	3.6	3.8	
V _{OL}	Output Low Voltage	V _{CC} = MIN., I _{OL} = 2.0mA	I _{OL} = 2.0mA	D ₀ -D ₇			0.45	Volts
			I _{OL} = 10mA	All other outputs			0.45	
V _C	Input Clamp Voltage (All Inputs)	V _{CC} = MIN., I _C = -5.0mA				-0.75	-1.0	Volts
V _{TH}	Input Threshold Voltage (All Inputs)	V _{CC} = 5.0V			0.8		2.0	Volts
I _F	Input Load Current	V _{CC} = MAX., V _F = 0.45V	STSTB			-500		μA
			D ₂ and D ₆			-750		
			All other inputs			-250		
I _R	Input Leakage Current	V _{CC} = MAX., V _R = 5.25V	DB ₀ -DB ₇			20		μA
			All other inputs			100		
I _{INT}	INTA Current	See INTA test circuit				5.0	mA	
I _{O(OFF)}	Offstate Output Current (All Control Outputs)	V _{CC} = MAX., V _O = 5.25V				100		μA
			V _O = 0.45V			-100		
I _{OS}	Short Circuit Current (All Outputs)	V _{CC} = 5.0V			-15		-90	mA
I _{CC}	Power Supply Current	V _{CC} = MAX.				140	190	mA

**AC CHARACTERISTICS
OVER OPERATING TEMPERATURE RANGE**

Parameters	Description	Test Conditions	Am8228XM/ Am8238XM	Am8228XC/ Am8238XC	Am8238-4XC
			Typ.	Typ.	Typ.
t _{PW}	Width of Status Strobe		22		22
t _{SS}	Set-up Time, Status Inputs D ₀ -D ₇		12		8.0
t _{SH}	Hold Time, Status Inputs D ₀ -D ₇		5.0		5.0
t _{DC}	Delay from STSTB to MEMR	CL = 100pF	20	30	60
	Delay from STSTB to INTA, IOR		20	30	60
	Delay from STSTB to all other Control Signals		20	30	60
t _{RR}	Delay from DBIN to Control Outputs		15	35	15
t _{RE}	Delay from DBIN to 8080A Bus	C _L = 25pF	25	45	25
			25	45	25
	Enable				12
t _{RD}	Delay from System Bus to 8080A Bus During Read	C _L = 100pF	25	45	25
			15	30	15
			15	30	20
t _{WR}	Delay from WR to Control Outputs		5.0	20	45
t _{WE}	Delay to Enable System Bus DB ₀ -DB ₇ After STSTB	C _L = 100pF	25	36	25
			25	36	30
			25	36	30
t _{WD}	Delay from 8080A Bus D ₀ -D ₇ to System Bus DB ₀ -DB ₇ During Write	C _L = 100pF	5.0	20	40
			5.0	20	40
			5.0	20	40
t _E	Delay from System Bus Enable to System Bus DB ₀ -DB ₇	C _L = 100pF	25	35	25
			25	35	30
			25	35	30
t _{HD}	HLDA to Read Status Outputs	C _L = 100pF	15	28	15
			15	28	25
			15	28	25
t _{DS}	Set-up Time, System Bus Inputs to HLDA	C _L = 100pF	10		10
			20		20
t _{DH}	Hold Time, System Bus Inputs to HLDA	C _L = 100pF	20		20
			20		20


Notes: 1. Typical values are for T_A = 25°C and nominal supply voltages.

2. For conditions shown as MIN. or MAX., use the appropriate value specified under electrical characteristics for the applicable device type.

CAPACITANCE (This parameter is periodically sampled and not 100% tested.)

Parameters	Description	Test Conditions	Min.	Typ. (Note 1)	Max.	Units
C_{IN}	Input Capacitance	$V_{BIAS} = 2.5\text{ V}$, $V_{CC} = 5.0\text{ V}$		8.0	12	pF
C_{OUT}	Output Capacitance Control Signals	$T_A = 25^\circ\text{C}$, $f = 1.0\text{ MHz}$		7.0	15	pF
I/O	I/O Capacitance (D or DB)			8.0	15	pF


SWITCHING WAVEFORMS




Voltage measurements points: $D_0 - D_7$ (when outputs) Logic "0" = 0.8 V, Logic "1" = 3.0 V. All other signals measured at 1.5 V.

*Extended IOW/MEMW for Am8238 only.


TEST CIRCUITS



Note 1. For D₀–D₇: R₁ = 4.0 kΩ, R₂ = ∞Ω, C_L = 25 pF.
For all other outputs: R₁ = 500 Ω, R₂ = 1.0 kΩ, C_L = 100 pF.



INTA (for RST 7)



Test Circuit for DBIN to 8080A BUS

t _{RE}	S ₁	S ₂
Enable 8080 bus, HIGH-Z to logic "0"	Closed	Open
Enable 8080 bus, HIGH-Z to logic "1"	Open	Closed
Disable 8080 bus, logic "0" to HIGH-Z	Closed	Open
Disable 8080 bus, logic "1" to HIGH-Z	Open	Closed

FUNCTIONAL DESCRIPTION

Bi-Directional Bus Driver: An eight-bit, bi-directional bus driver is provided to buffer the Am9080A/8080A data bus from Memory and I/O devices. The Am9080A data bus has an input requirement of *3.0 volts (min) and can drive (sink) a current of at least 3.2mA. The Am8228 • Am8238 data bus driver matches these input requirements and provides enhanced noise immunity. The output drive is set for 10mA typical for Memory and I/O devices.

The Bi-Directional Bus Drive is controlled by signals from the Gating Array for proper bus flow and the outputs can be forced to high impedance state (three-state) for DMA activities.

Status Latch: The Am8228 • Am8238 stores the status information in the Status Latch when the STSTB input goes "LOW". The output of the Status Latch is connected to the Gating Array and is part of the Control Signal generation.

Gating Array: The Gating Array generates control signals (MEM R, MEM W, I/O R, I/O W and INTA) by gating the outputs of the Status Latch Am9080A signals; i.e., DBIN, WE, and HLDA.

*The 8080A has an input requirement of 3.3V and can drive a maximum current of 1.9mA.

The "read" control signals (MEM R, I/O R and INTA) are derived by combinational logic from Status Bit and the DBIN input.

The "write" control signals (MEM W, I/O W) are similarly derived from the Status Bits and the WR input.

All Control Signals are "active LOW" and directly interface RAM, ROM and I/O components.

The INTA control signal is normally used to gate the "interrupt instruction port" onto the bus. It also provides a special feature in the Am8228 • Am8238. If only one basic vector is needed in the interrupt structure, the Am8228 • Am8238 can automatically insert a RST 7 instruction onto the bus. To use this option, connect the INTA output of the Am8228 • Am8238 (pin 23) to the +12 volt supply through a series resistor (1k ohms). The voltage is sensed internally by the Am8228 • Am8238 and logic is "set-up" so that when the DBIN input is active, a RST 7 instruction is gated on to the bus when an interrupt is acknowledged.


When using a multiple byte instruction as an Interrupt Instruction, the Am8228 • Am8238 will generate an INTA pulse for each of the instruction bytes.

The BUSEN (Bus Enable) input of the Gating Array is an asynchronous input that forces the data bus output buffers and control signal buffers into their high-impedance state if it is a "HIGH". If BUSEN is a "LOW", normal operation of the data buffer and control signals take place. This facilitates CPU independent bus operations such as direct memory access.

DEFINITION OF FUNCTIONAL TERMS

D ₇ -D ₀	Data bus to-from Am9080A/8080A
DB ₇ -DB ₀	Data bus to-from user system
I/OR	Input/output read strobe output active LOW
I/OW	Input/output write strobe output active LOW
MEM R	Memory read strobe, output, active LOW
MEM W	Memory write strobe, output, active LOW
DBIN	Data bus input strobe, input active HIGH
INTA	Interrupt acknowledge strobe, input, active LOW
HLDA	Hold input from Am9080A/8080A active HIGH
WR	Write input strobe, active HIGH
BUSEN	BUS ENABLE INPUT, input, 3-state output control, active LOW for 3-state out
STSTB	Status Strobe, input, strobes status on data bus into status latch, active LOW

Metallization and Pad Layout



LOADING RULES

Signal	Pin No.	Input Load	Output Sink	Output Source
D ₀	15	250µA	2mA	-10µA
D ₁	17	250µA	2mA	-10µA
D ₂	12	750µA	2mA	-10µA
D ₃	10	250µA	2mA	-10µA
D ₄	6	250µA	2mA	-10µA
D ₅	19	250µA	2mA	-10µA
D ₆	21	750µA	2mA	-10µA
D ₇	8	250µA	2mA	-10µA
DB ₀	13	250µA	10mA	-1mA
DB ₁	16	250µA	10mA	-1mA
DB ₂	11	250µA	10mA	-1mA
DB ₃	9	250µA	10mA	-1mA
DB ₄	5	250µA	10mA	-1mA
DB ₅	18	250µA	10mA	-1mA
DB ₆	20	250µA	10mA	-1mA
DB ₇	7	250µA	10mA	-1mA
STSTB	1	500µA	-	-
DBIN	4	250µA	-	-
WR	3	250µA	-	-
HLDA	2	250µA	-	-
MEM R	24	-	10mA	-1mA
MEM W	26	-	10mA	-1mA
I/OR	25	-	10mA	-1mA
I/OW	27	-	10mA	-1mA
BUSEN	22	250µA	-	-
INTA	23	-	10mA	-1mA
GND	14			
VCC	28			

STATUS WORD CHART

TYPE OF MACHINE CYCLE											
Data Bus Bit	Status Information	Instruction Fetch	Memory Read	Memory Write	Stack Read	Stack Write	Input Read	Output Write	Interrupt Acknowledge	Halt Acknowledge	Interrupt Acknowledge While Halt
		(1)	(2)	(3)	(4)	(5)	(6)	(7)	(8)	(9)	(10)
D ₀	INTA	0	0	0	0	0	0	0	1	0	1
D ₁	WO	1	1	0	1	0	1	0	1	1	1
D ₂	STACK	0	0	0	1	1	0	0	0	0	0
D ₃	HLTA	0	0	0	0	0	0	0	0	1	1
D ₄	OUT	0	0	0	0	0	0	1	0	0	0
D ₅	M ₁	1	0	0	0	0	0	0	1	0	1
D ₆	INP	0	0	0	0	0	1	0	0	0	0
D ₇	MEM R	1	1	0	1	0	0	0	0	1	0

(N) STATUS WORD

INTA
(NONE)
INTA
I/OW
I/OR
MEM W
MEM R
MEM W
MEM R
MEM R

CONTROL SIGNALS