

2.5/3.3 V 1:4 PECL Clock Driver with 2:1 Input MUX

The MC100ES6130 is a 2.5 GHz differential PECL 1:4 fanout buffer. The ES6130 offers a wide operating range of 2.5 V and 3.3 V and also features a 2:1 input MUX which is ideal for redundant clock switchover applications. This device also includes a synchronous enable pin that forces the outputs into a fixed logic state. Enable or disable state is initiated only after the outputs are in a LOW state to eliminate the possibility of a runt clock pulse.

Features

- 2 GHz maximum output frequency
- 25 ps maximum output-to-output skew
- 150 ps part-to-part skew
- 350 ps typical propagation delay
- 2:1 differential MUX input
- 2.5 / 3.3 V operating range
- LVPECL and HSTL input compatible
- 16-lead TSSOP package
- Temperature range -40°C to $+85^{\circ}\text{C}$
- 16-lead Pb-free package available






Figure 1. 16-Lead Pinout (Top View) and Logic Diagram

MC100ES6130



DT SUFFIX
 16-LEAD TSSOP PACKAGE
 CASE 948F-01



EJ SUFFIX
 16-LEAD TSSOP PACKAGE
 Pb-FREE PACKAGE
 CASE 948F-01

ORDERING INFORMATION

Device	Package
MC100ES6130DT	TSSOP-16
MC100ES6130DTR2	TSSOP-16
MC100ES6130EJ	TSSOP-16 (Pb-Free)
MC100ES6130EJR2	TSSOP-16 (Pb-Free)

Table 1. Pin Description

Number	Name	Description
1, 2, 3, 4, 5, 6, 7, 8	Q0 to Q3 Q0 to Q3	LVPECL differential outputs: Terminate with 50Ω to V _{CC} – 2 V. For single-ended applications, terminate the unused output with 50Ω to V _{CC} – 2 V.
9	V _{EE}	Negative power supply: For LVPECL applications, connect to GND.
10	IN_SEL	LVPECL compatible 2:1 mux input signal select: When IN_SEL is LOW, the IN0 input pair is selected. When IN_SEL is HIGH, the IN1 input pair is selected. Includes a 75 kΩ pulldown. Default state is LOW and IN0 is selected.
11, 12, 13, 14	IN0, $\overline{\text{IN0}}$ IN1, $\overline{\text{IN1}}$	LVPECL, HSTL clock or data inputs. Internal 75 kΩ pulldown resistors on IN0 and IN1. Internal 75 kΩ pullup and 75 kΩ pulldown resistors on $\overline{\text{IN0}}$, $\overline{\text{IN1}}$. IN0, IN1 default condition is V _{CC} /2 when left floating. $\overline{\text{IN0}}$, $\overline{\text{IN1}}$ default condition is LOW when left floating.
15	$\overline{\text{EN}}$	LVPECL compatible synchronous enable: When $\overline{\text{EN}}$ goes HIGH, Q _{OUT} will go LOW and $\overline{\text{Q}}_{\text{OUT}}$ will go HIGH on the next LOW input clock transition. Includes a 75 kΩ pulldown. Default state is LOW when left floating. The internal latch is clocked on the falling edge of the input (IN0, IN1).
16	V _{CC}	Positive power supply: Bypass with 0.1 μF//0.01 μF low ESR capacitors.

Table 2. Truth Table⁽¹⁾

IN0	IN1	IN_SEL	$\overline{\text{EN}}$	Q
L	X	L	L	L
H	X	L	L	H
X	L	H	L	L
X	H	H	L	L
Z	X	L	H	L
X	Z	H	H	L

1. Z = HIGH to LOW Transition
X = Don't Care

Table 3. General Specifications

Characteristics		Value
Internal Input Pulldown Resistor		75 kΩ
Internal Input Pullup Resistor		75 kΩ
ESD Protection	Human Body Model	> 2000 V
	Machine Model	> 200 V
	Charged Device Model	> 1500 V
θ _{JA} Thermal Resistance (Junction-to-Ambient)	0 LFPM, 16 TSSOP	138°C/W
	500 LFPM, 16 TSSOP	108°C/W

Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test

Table 4. Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Conditions	Rating	Units
V _{SUPPLY}	Power Supply Voltage	Difference between V _{CC} & V _{EE}	3.9	V
V _{IN}	Input Voltage	V _{CC} - V _{EE} ≤ 3.6 V	V _{CC} + 0.3 V _{EE} - 0.3	V V
I _{out}	Output Current	Continuous Surge	50 100	mA mA
T _A	Operating Temperature Range		-40 to +85	°C
T _{STG}	Storage Temperature Range		-65 to +150	°C

1. Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation at absolute-maximum-rated conditions is not implied.

Table 5. DC Characteristics (V_{CC} = 0 V, V_{EE} = -2.5 V ±5% or V_{CC} = 2.5 V ±5%, V_{EE} = 0 V)

Symbol	Characteristic	-40°C			0°C to 85°C			Unit
		Min	Typ	Max	Min	Typ	Max	
I _{EE}	Power Supply Current		45	70		45	70	mA
V _{OH}	Output HIGH Voltage ⁽¹⁾	V _{CC} - 1250	V _{CC} - 990	V _{CC} - 800	V _{CC} - 1200	V _{CC} - 960	V _{CC} - 750	mV
V _{OL}	Output LOW Voltage ⁽¹⁾	V _{CC} - 2000	V _{CC} - 1550	V _{CC} - 1150	V _{CC} - 1925	V _{CC} - 1630	V _{CC} - 1200	mV
V _{outPP}	Output Peak-to-Peak Voltage	200			200			mV
V _{IH}	Input HIGH Voltage	V _{CC} - 1165		V _{CC} - 880	V _{CC} - 1165		V _{CC} - 880	mV
V _{IL}	Input LOW Voltage	V _{CC} - 1810		V _{CC} - 1475	V _{CC} - 1810		V _{CC} - 1475	mV
V _{PP}	Differential Input Voltage ⁽²⁾	0.12		1.3	0.12		1.3	V
V _{CMR}	Differential Cross Point Voltage ⁽³⁾	V _{EE} + 0.2		V _{CC} - 1.0	V _{EE} + 0.2		V _{CC} - 1.0	V
I _{IN}	Input Current			±150			±150	μA

1. Output termination voltage V_{TT} = 0 V for V_{CC} = 2.5 V operation is supported but the power consumption of the device will increase.
2. V_{PP} (DC) is the minimum differential input voltage swing required to maintain device functionality.
3. V_{CMR} (DC) is the cross point of the differential input signal. Functional operation is obtained when the cross point is within the V_{CMR} (DC) range and the input swing lies within the V_{PP} (DC) specification.

Table 6. DC Characteristics (V_{CC} = 0 V, V_{EE} = -3.8 to 3.135 V or V_{CC} = 3.135 to 3.8 V, V_{EE} = 0 V)

Symbol	Characteristic	-40°C			0°C to 85°C			Unit
		Min	Typ	Max	Min	Typ	Max	
I _{EE}	Power Supply Current		48	70		48	70	mA
V _{OH}	Output HIGH Voltage ⁽¹⁾	V _{CC} - 1150	V _{CC} - 1020	V _{CC} - 800	V _{CC} - 1200	V _{CC} - 970	V _{CC} - 750	mV
V _{OL}	Output LOW Voltage ⁽¹⁾	V _{CC} - 1950	V _{CC} - 1620	V _{CC} - 1250	V _{CC} - 2000	V _{CC} - 1680	V _{CC} - 1300	mV
V _{outPP}	Output Peak-to-Peak Voltage	200			200			mV
V _{IH}	Input HIGH Voltage	V _{CC} - 1165		V _{CC} - 880	V _{CC} - 1165		V _{CC} - 880	mV
V _{IL}	Input LOW Voltage	V _{CC} - 1810		V _{CC} - 1475	V _{CC} - 1810		V _{CC} - 1475	mV
V _{PP}	Differential Input Voltage ⁽²⁾	0.12		1.3	0.12		1.3	V
V _{CMR}	Differential Cross Point Voltage ⁽³⁾	V _{EE} + 0.2		V _{CC} - 1.1	V _{EE} + 0.2		V _{CC} - 1.1	V
I _{IN}	Input Current			±150			±150	μA

1. Output termination voltage V_{TT} = 0 V for V_{CC} = 2.5 V operation is supported but the power consumption of the device will increase.
2. V_{PP} (DC) is the minimum differential input voltage swing required to maintain device functionality.
3. V_{CMR} (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the V_{CMR} (DC) range and the input swing lies within the V_{PP} (DC) specification.

Table 7. AC Characteristics ($V_{CC} = 0\text{ V}$, $V_{EE} = -3.8\text{ V}$ to -2.375 V ; $V_{CC} = 2.375$ to 3.8 V , $V_{EE} = 0\text{ V}$)⁽¹⁾

Symbol	Characteristic	-40°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
f_{\max}	Maximum Frequency	2			2			2			GHz
t_{PLH} / t_{PHL}	Propagation Delay to Output Differential CLK to Q, \bar{Q}	300	340	450	300	350	450	300	350	475	ps
t_{SKEW}	Skew ⁽²⁾ output-to-output part-to-part		15	25 125		15	25 150		15	25 150	ps ps
t_{JITTER}	Cycle-to-Cycle Jitter RMS (1σ)			1			1			1	ps
V_{PP}	Minimum Input Swing	200		1200	200		1200	200		1200	mV
V_{CMR}	Differential Cross Point Voltage	$V_{EE} + 0.2$		$V_{CC} - 1.2$	$V_{EE} + 0.2$		$V_{CC} - 1.2$	$V_{EE} + 0.2$		$V_{CC} - 1.2$	V
t_r / t_f	Output Rise/Fall Times (20% – 80% @ 50 MHz)	70		225	70		250	70		275	ps

1. Measured using a 750 mV source, 50% Duty Cycle clock source. All loading with 50 ohms to $V_{CC} - 2.0\text{ V}$.
2. Skew is measured between outputs under identical transitions.





Figure 2. Typical Termination for Output Driver and Device Evaluation



PACKAGE DIMENSIONS



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE	PRINT VERSION NOT TO SCALE	
TITLE: 16 LD TSSOP, PITCH 0.65MM	DOCUMENT NO: 98ASH70247A	REV: B	
	CASE NUMBER: 948F-01	19 MAY 2005	
	STANDARD: JEDEC		

**CASE 948F-01
ISSUE B
16-LEAD TSSOP PACKAGE**

PACKAGE DIMENSIONS



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE	PRINT VERSION NOT TO SCALE	
TITLE: 16 LD TSSOP, PITCH 0.65MM	DOCUMENT NO: 98ASH70247A	REV: B	
	CASE NUMBER: 948F-01	19 MAY 2005	
	STANDARD: JEDEC		

PAGE 2 OF 3

**CASE 948F-01
ISSUE B
16-LEAD TSSOP PACKAGE**

PACKAGE DIMENSIONS

NOTES:

1. CONTROLLING DIMENSION: MILLIMETER
2. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M-1982.
3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE.
4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 PER SIDE.
5. DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 TOTAL IN EXCESS OF THE DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
7. DIMENSIONS ARE TO BE DETERMINED AT DATUM PLANE -W-.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE	PRINT VERSION NOT TO SCALE	
TITLE: 16 LD TSSOP, PITCH 0.65MM	DOCUMENT NO: 98ASH70247A	REV: B	
	CASE NUMBER: 948F-01	19 MAY 2005	
	STANDARD: JEDEC		

PAGE 3 OF 3

**CASE 948F-01
ISSUE B
16-LEAD TSSOP PACKAGE**

MC100ES6130

How to Reach Us:

Home Page:

www.freescale.com

E-mail:

support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor
Technical Information Center, CH370
1300 N. Alma School Road
Chandler, Arizona 85224
+1-800-521-6274 or +1-480-768-2130
support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064
Japan
0120 191014 or +81 3 5437 9125
support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2005. All rights reserved.

