

### FAST Products

### 8-Bit Shift Register with Output Latches (3-state) Product Specification

#### FEATURES

- Low noise, no switching feedthru current
- Controlled output edge rates
- High impedance PNP base inputs for reduced loading (20 $\mu$ A in High and Low states)
- 8-bit serial-in, parallel-out shift register with storage
- 3-state outputs
- Shift register has direct clear
- Guaranteed shift frequency-DC to 100MHz

#### DESCRIPTION

The 74F595 contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift register and the storage register. The shift register has a direct overriding clear, serial input and serial output pins for cascading. Both the shift register and storage register clocks are positive edge-triggered. If the user wishes to connect both clocks together, the shift register state will always be one clock pulse ahead of the storage register.

This device uses patented circuitry to control system noise and internal ground bounce. This is done by eliminating

TYPE	TYPICAL $f_{MAX}$	TYPICAL SUPPLY CURRENT (TOTAL)
N74F595	130MHz	65mA

#### ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$ ; $T_A = 0^\circ C$ to $+70^\circ C$
16-Pin Plastic DIP	N74F595N
16-Pin Plastic SO	N74F595D

#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
$D_S$	Serial data input	1.0/0.033	20 $\mu$ A/20 $\mu$ A
SHCP	Shift register clock pulse input (active rising edge)	1.0/0.033	20 $\mu$ A/20 $\mu$ A
STCP	Storage register clock pulse input (active rising edge)	1.0/0.033	20 $\mu$ A/20 $\mu$ A
$\overline{SHR}$	Shift register reset input (active Low)	1.0/0.033	20 $\mu$ A/20 $\mu$ A
$\overline{OE}$	Output enable input (active Low)	1.0/0.033	20 $\mu$ A/20 $\mu$ A
$Q_S$	Serial expansion output	50/33	1.0mA/20mA
$Q_0 - Q_7$	Data outputs	150/40	3.0mA/24mA

#### NOTE:

One (1.0) FAST Unit Load is defined as: 20 $\mu$ A in the High state and 0.6mA in the Low state.


switching feedthru current and controlling both Low-to-High and High-to-Low slew rates.

#### PIN CONFIGURATION




March 28, 1989

#### LOGIC SYMBOL



6-570

#### LOGIC SYMBOL (IEEE/IEC)




853-1096-96149

# Shift Register

## FAST 74F595

### LOGIC DIAGRAM



# Shift Register

FAST 74F595

## MODE SELECT - FUNCTION TABLE

INPUTS				INTERNAL SHIFT REGISTERS			INTERNAL STORAGE REGISTER		OUTPUTS		OPERATING MODE
OE	SHR	SHCP	STCP	D <sub>s</sub>	O <sub>0</sub>	O <sub>1</sub> - O <sub>7</sub>	Q <sub>0</sub> - Q <sub>7</sub>	Q <sub>0</sub> - Q <sub>7</sub>	Q <sub>s</sub>		
H	H	↑	↑	X	O <sub>0</sub>	O <sub>1</sub> - O <sub>7</sub>	Q <sub>0</sub> - Q <sub>7</sub>	Z	Q <sub>7</sub>	No change	
H	L	X	↑	X	L <sub>0</sub>	L	Q <sub>0</sub> - Q <sub>7</sub>	Z	L	Clear shift register, hold latch	
L	L	X	↑	X	L <sub>0</sub>	L	Q <sub>0</sub> - Q <sub>7</sub>	Q <sub>0</sub> - Q <sub>7</sub>	L		
H	H	↑	↑	d <sub>s</sub>	D <sub>s</sub>	o <sub>0</sub> - o <sub>6</sub>	Q <sub>0</sub> - Q <sub>7</sub>	Z	o <sub>6</sub>	Shift	
L	H	↑	↑	d <sub>s</sub>	D <sub>s</sub>	o <sub>0</sub> - o <sub>6</sub>	Q <sub>0</sub> - Q <sub>7</sub>	Q <sub>0</sub> - Q <sub>7</sub>	o <sub>6</sub>		
H	H	↑	↑	X	O <sub>0</sub>	O <sub>1</sub> - O <sub>7</sub>	o <sub>0</sub> - o <sub>7</sub>	Z	O <sub>7</sub>	Store	
L	H	↑	↑	X	O <sub>0</sub>	O <sub>1</sub> - O <sub>7</sub>	o <sub>0</sub> - o <sub>7</sub>	o <sub>0</sub> - o <sub>7</sub>	O <sub>7</sub>		
H	H	↑	↑	d <sub>s</sub>	D <sub>s</sub>	o <sub>0</sub> - o <sub>6</sub>	o <sub>0</sub> - o <sub>7</sub>	Z	o <sub>6</sub>	Store, then shift	
L	H	↑	↑	d <sub>s</sub>	D <sub>s</sub>	o <sub>0</sub> - o <sub>6</sub>	o <sub>0</sub> - o <sub>7</sub>	o <sub>0</sub> - o <sub>7</sub>	o <sub>6</sub>		

H = High voltage level.  
 L = Low voltage level.  
 X = Don't care.  
 Z = High impedance.  
 d(o<sub>n</sub>) = Lower case letters indicate the state of the referenced input (or output) one set up time prior to the Low-to-High clock transition.  
 ↑ = Low-to-High clock transition.  
 † = Not a Low-to-High clock transition.  
 \* = When clocking both SHCP and STCP simultaneously the Shift Register state will always be one clock pulse ahead of the Storage Register.

## ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT	
V <sub>CC</sub>	Supply voltage	-0.5 to +7.0	V	
V <sub>IN</sub>	Input voltage	-0.5 to +7.0	V	
I <sub>IN</sub>	Input current	-30 to +5	mA	
V <sub>OUT</sub>	Voltage applied to output in High output state	-0.5 to V <sub>CC</sub>	V	
I <sub>OUT</sub>	Current applied to output in Low output state	Q <sub>s</sub>	40	mA
		Q <sub>0</sub> - Q <sub>7</sub>	48	mA
T <sub>A</sub>	Operating free-air temperature range	0 to +70	°C	
T <sub>STG</sub>	Storage temperature	-65 to +150	°C	

## RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Nom	Max	
V <sub>CC</sub>	Supply voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	High-level input voltage	2.0			V
V <sub>IL</sub>	Low-level input voltage			0.8	V
I <sub>IK</sub>	Input clamp current			-18	mA
I <sub>OH</sub>	High-level output current	Q <sub>s</sub>		-1	mA
		Q <sub>0</sub> - Q <sub>7</sub>		-3	mA
I <sub>OL</sub>	Low-level output current	Q <sub>s</sub>		20	mA
		Q <sub>0</sub> - Q <sub>7</sub>		24	mA
T <sub>A</sub>	Operating free-air temperature range	0		70	°C

## Shift Register

FAST 74F595

## DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER		TEST CONDITIONS <sup>1</sup>			LIMITS			UNIT
						Min	Typ <sup>2</sup>	Max	
$V_{OH}$	High-level output voltage	$Q_S$	$V_{CC} = \text{MIN},$ $V_{IL} = \text{MAX},$ $V_{IH} = \text{MIN}$	$I_{OH} = -1\text{mA}$	$\pm 10\%V_{CC}$	2.5			V
					$\pm 5\%V_{CC}$	2.7	3.4		V
		$Q_0 - Q_7$		$I_{OH} = -3\text{mA}$	$\pm 10\%V_{CC}$	2.4			V
					$\pm 5\%V_{CC}$	2.7	3.3		V
$V_{OL}$	Low-level output voltage	$Q_S$	$V_{CC} = \text{MIN},$ $V_{IL} = \text{MAX},$ $V_{IH} = \text{MIN}$	$I_{OL} = 20\text{mA}$	$\pm 10\%V_{CC}$		0.30	0.50	V
					$\pm 5\%V_{CC}$		0.30	0.50	V
		$Q_0 - Q_7$		$I_{OL} = 24\text{mA}$	$\pm 10\%V_{CC}$		0.35	0.50	V
					$\pm 5\%V_{CC}$		0.35	0.50	V
$V_{IK}$	Input clamp voltage		$V_{CC} = \text{MIN}, I_I = I_{IK}$			-0.73	-1.2	V	
$I_I$	Input current at maximum input voltage		$V_{CC} = \text{MAX}, V_I = 7.0\text{V}$				100	$\mu\text{A}$	
$I_{IH}$	High-level input current		$V_{CC} = \text{MAX}, V_I = 2.7\text{V}$				20	$\mu\text{A}$	
$I_{IL}$	Low-level input current		$V_{CC} = \text{MAX}, V_I = 0.5\text{V}$				-20	$\text{mA}$	
$I_{OZH}$	Off state output current, High-level voltage applied	$Q_0 - Q_7$ only	$V_{CC} = \text{MAX}, V_O = 2.7\text{V}$				50	$\mu\text{A}$	
$I_{OZL}$	Off state output current, Low-level voltage applied	$Q_0 - Q_7$ only	$V_{CC} = \text{MAX}, V_O = 0.5\text{V}$				-50	$\mu\text{A}$	
$I_{OS}$	Short circuit output current <sup>3</sup>		$V_{CC} = \text{MAX}$			-60		-150	$\text{mA}$
$I_{CC}$	Supply current (total)	$I_{CCH}$	$V_{CC} = \text{MAX}$				55	85	$\text{mA}$
		$I_{CCL}$					70	105	$\text{mA}$
		$I_{CCZ}$					65	105	$\text{mA}$

## NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at  $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}$ .
- Not more than one output should be shorted at a time. For testing  $I_{OS}$ , the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests,  $I_{OS}$  tests should be performed last.

Shift Register

FAST 74F595

AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT
			T <sub>A</sub> = +25°C V <sub>CC</sub> = 5V C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω			T <sub>A</sub> = 0°C to +70°C V <sub>CC</sub> = 5V ±10% C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω		
			Min	Typ	Max	Min	Max	
t <sub>MAX</sub>	Maximum clock frequency	Waveform 1	115	130		100		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay SHCP to Q <sub>S</sub>	Waveform 1	6.0 2.5	8.0 4.5	10.5 7.5	5.0 2.5	12.0 7.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay STCP to Q <sub>0</sub> -Q <sub>7</sub>	Waveform 1	5.5 3.0	8.0 5.0	11.0 8.0	4.5 3.0	13.0 8.5	ns
t <sub>PHL</sub>	Propagation delay SHR to Q <sub>S</sub>	Waveform 2	3.5	5.5	8.0	3.0	8.5	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable time OE to Q <sub>0</sub> -Q <sub>7</sub>	Waveform 5 Waveform 6	3.5 3.0	5.5 5.5	9.0 8.5	2.5 2.5	10.5 9.5	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable time OE to Q <sub>0</sub> -Q <sub>7</sub>	Waveform 5 Waveform 6	2.0 4.0	4.0 6.0	7.0 9.0	1.5 3.0	8.5 10.0	ns


AC SETUP REQUIREMENTS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT
			T <sub>A</sub> = +25°C V <sub>CC</sub> = 5V C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω			T <sub>A</sub> = 0°C to +70°C V <sub>CC</sub> = 5V ±10% C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω		
			Min	Typ	Max	Min	Max	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, High or Low D <sub>S</sub> to SHCP	Waveform 3	2.0 2.0			2.5 2.5		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, High or Low D <sub>S</sub> to SHCP	Waveform 3	0 0			0 0		ns
t <sub>s</sub> (L)	Setup time, Low SHR to STCP	Waveform 3	4.5			5.0		ns
t <sub>s</sub> (H)	Setup time, High SHCP to STCP	Waveform 4	4.5			5.0		ns
t <sub>w</sub> (H) t <sub>w</sub> (L)	SHCP Pulse width, High or Low	Waveform 1	3.5 4.0			4.0 4.0		ns
t <sub>w</sub> (H) t <sub>w</sub> (L)	STCP Pulse width, High or Low	Waveform 1	4.0 3.0			4.0 3.5		ns
t <sub>w</sub> (L)	SHR Pulse width, Low	Waveform 2	3.0			3.0		ns
t <sub>REC</sub>	Recovery time SHR to SHCP	Waveform 2	3.0			3.0		ns


# Shift Register

FAST 74F595


## AC WAVEFORMS




Waveform 1. Propagation Delay, Clock Input To Output, Clock Pulse Width, and Maximum Clock Frequency




Waveform 2. Master Reset Pulse Width, Master Reset to Output Delay and Master Reset to Clock Recovery Time




Waveform 3. Data Setup And Hold Times



Waveform 4. Setup And Hold Times



Waveform 5. 3-State Output Enable Time To High Level And Output Disable Time From High Level




Waveform 6. 3-State Output Enable Time To Low Level And Output Disable Time From Low Level

NOTE: For all waveforms,  $V_M = 1.5V$

The shaded areas indicate when the input is permitted to change for predictable output performance.

## TEST CIRCUIT AND WAVEFORMS



Test Circuit For 3-State Outputs

### SWITCH POSITION


TEST	SWITCH
$t_{PLZ}$	closed
$t_{PZL}$	closed
All other	open

### DEFINITIONS

$R_L$  = Load resistor; see AC CHARACTERISTICS for value.

$C_L$  = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

$R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.



$V_M = 1.5V$

Input Pulse Definition

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	$t_W$	$t_{TLH}$	$t_{THL}$
74F	3.0V	1MHz	500ns	2.5ns	2.5ns