SN74ALS679 12-BIT ADDRESS COMPARATOR

SDAS003C - JUNE 1982 - REVISED JANUARY 1995

- 12-Bit Address Comparator With Enable
- Package Options include Plastic Small-Outline (DW) Packages and Standard Plastic (N) 300-mil DIPs

description

This 12-bit address comparator simplifies addressing of memory boards and/or other peripheral devices. The four P inputs are normally hardwired with a preprogrammed address. An internal decoder determines what input information applied to the A inputs must be low or high to cause a low state at the Y output. For example, a positive-logic bit combination of 0111

20 V_{CC} A1 [] 1 19 🛮 🗔 A2 2 АЗ 🛮 З 18 Y A4 🛮 4 17 P3 A5 🛮 5 16 P2 A6 🛮 6 15**∏** P1 A7 [] 7 14 P0 A8 [] 8 13 A12 A9 🛮 9 12 A11 GND 10 11 A10

DW OR N PACKAGE (TOP VIEW)

(decimal 7) at the P input determines that inputs A1 through A7 must be low and that inputs A8 through A12 must be high to cause the output to go low. Equality of the address applied at the A inputs to the preprogrammed address is indicated by the output being low.

This device features an enable (\overline{G}) input. When \overline{G} is low, the device is enabled. When \overline{G} is high, the device is disabled and the output is high, regardless of the A and P inputs.

The SN74ALS679 is characterized for operation from 0°C to 70°C.


FUNCTION TABLE

INPUTS								OUTPUT									
Ğ	P3	P2	P1	P0	A 1	A2	А3	A4	A5	A6	A7	A8	A9	A10	A11	A12	Y
L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L
L	L	L	L	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L
L	L	L	Н	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L
L	L	L	Н	Н	L	L	L	Н	Н	Н	Н	Н	н	Н	Н	Н	L
L	L	Н	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	L
L	L	Н	L	Н	L	L	L	L	L	Н	Н	Н	Н	Н	Н	н	L
L	L	Н	Н	L	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	L
L	L	Н	н	Н	L	L	L	L	L	L	L	Н	Н	Н	Н	н	L
L	Н	L	L	L	L	L	L	L	L	L	L	L	Н	Н	Н	Н	L
L	Н	L	L	Н	L	L	L	L	L	L	L	L	L	Н	Н	Н	L
L	н	L	Н	L	L	L	L	L	L	L	L	L	L	L	Н	Н	L
L	Н	L	Н	Н	L	L	L	L	L	L	L	L	L	L	L	Н	L
L	Н	н	L	L	L	L	L	L	L	L	L	L	Н	Н	Н	L	L†
L	н	Н	L	Н	L	L	L	L	L	L	L	L	L	Н	н	L	ĽŤ
L	н	н	н	L	L	L	L	L	L	L	L	L	L	L	н	L	Lt
L	Н	н	Н	Н	L	L	L	L	L	L	L	L	L	L	L	L	L
L							All	other o	combi	nation	S						Н
Н							-	Any co	mbina	tion							Н

[†] The three shaded rows of the function table show combinations that would normally not be used in address comparator applications. The logic symbols above are not valid for these combinations in which P = 12, 13, and 14. If symbols valid for all combinations are required, starting with the fourth exclusive-OR from the bottom, change $P \ge 9$ to $P = 9 \dots 11/13 \dots 15$, $P \ge 10$ to P = 10/11/14/15, and $P \ge 11$ to P = 11/15.

TEXAS INSTRUMENTS Copyright © 1995, Texas Instruments Incorporated


logic symbolt



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)





SDAS003C - JUNE 1982 - REVISED JANUARY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC}	7 V
Input voltage, V _I	7 V
Operating free-air temperature range, T _A	0°C to 70°C
Storage temperature range	65°C to 150°C

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _C C	Supply voltage	4.5	5	5.5	V
٧ _{IH}	High-level input voltage	2			٧
٧ _{IL}	Low-level input voltage			8.0	V
ЮН	High-level output current			-2.6	mΑ
lOL	Low-level output current			24	mΑ
TA	Operating free-air temperature	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONE	MIN TYP	MAX	UNIT	
VIK	V _{CC} = 4.5 V,	l _l = -18 mA		-1.5	٧
VOH	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	I _{OH} = - 0.4 mA	V _{CC} -2		.,
VОН	V _{CC} = 4.5 V,	IOH = - 2.6 mA	2.4 3.2	-1.5 0.4 0.5 0.1 20 -0.1 -112	٧
VOL	V _{CC} = 4.5 V	I _{OL} = 12 mA	0.25	0.4	٧
VOL	VCC = 4.5 V	I _{OL} = 24 mA	0.35	0.5	
կ	V _{CC} = 5.5 V,	V _I = 7 V		0.1	mΑ
liH	V _{CC} = 5.5 V,	V _I = 2.7 V		20	μА
l _{IL}	V _{CC} = 5.5 V,	V _I = 0.4 V		-0.1	mA
I _O §	V _{CC} = 5.5 V,	V _O = 2.25 V	-30	-112	mA
'cc	V _{CC} = 5.5 V		17	28	mA

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

switching characteristics (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 4.5 C _L = 50 pF R _L = 500 Ω T _A = MIN to	UNIT	
	<u> </u>		MIN	MAX	
t _{PLH}	Any P	Υ	4	25	ns
t _{PHL}	Any F		8	35	
t _{PLH}	Any A	Υ	5	22	ns
t _{PHL}	Any A		5	30	
^t PLH	G	Υ	3	13	
tpHL	G		5	25	ns

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

[§] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

APPLICATION INFORMATION

The SN74ALS679 can be wired to recognize any one of 2^{12} addresses. The number of lows in the address determines the input pattern for the P inputs. The system address lines that are low in the address to be recognized are connected to the lowest-numbered A inputs of the address comparator. The system address lines that are high are connected to the highest-numbered A inputs.

For example, assume the comparator is to enable a device when the 12-bit system address is:

Because the address contains four lows and eight highs, the following connections are made:

- P3 to 0 V, P2 to V_{CC}, P1 to 0 V, and P0 to 0 V
- System address lines A9, A8, A5, and A4 to comparator inputs A1 through A4 in any convenient order
- The remaining eight system address lines to comparator inputs A5 through A12 in any convenient order

The output provides an active-low enabling signal.

Figure 1 is a register-bank decoder that examines the 14 most significant bits (A0 through A13) of a 20-bit address to select banks corresponding to the hex addresses 10000, 10040, 10080, and 100C0.





Figure 1. Register-Bank Decoder

PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
 - D. All input pulses have the following characteristics: PRR \leq 1 MHz, $t_r = t_f = 2$ ns, duty cycle = 50%.
 - E. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuits and Voltage Waveforms



8961723 0103929 653