

Features


- PLL with quartz stabilized VCXO
- Loss of signals alarm
- Return to nominal clock upon LOS
- Input data rates from 8 kb/s to 65 Mb/s
- Tri-state output
- User defined PLL loop response
- NRZ data compatible
- Single +5.0V power supply

Description

The device is composed of a phase-lock loop with an integrated VCXO for use in clock recovery, data re-timing, frequency translation and clock smoothing applications in telecom and datacom systems.

Crystal Frequencies Supported: 12.000~50.000 MHz.

Block Diagram



Ordering Information

<p>PT7V4050 T B C G A 49.408 / 12.352</p> <p>Device Type _____ 16-pin clock recovery module</p> <p>Package Leads _____ T: Thru-Hole G: Surface Mount</p> <p>CLK2 Divider _____ A: Divide by 2 E: Divide by 32 B: Divide by 4 F: Divide by 64 C: Divide by 8 G: Divide by 128 D: Divide by 16 H: Divide by 256 K: Disable</p>	<p>CLK2 Frequency</p> <p>CLK1 Frequency</p> <p>A: 5.0V supply voltage B: 3.3V supply voltage</p> <p>C: ±20ppm F: ±32ppm G: ±50ppm H: ±100ppm</p> <p>Temperature Range</p> <p>C: 0°C to 70°C T: -40°C to 85°C</p>	<table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th colspan="5">Frequencies using at CLK1 (MHz)</th> </tr> </thead> <tbody> <tr> <td>12.000</td> <td>12.288</td> <td>12.624</td> <td>13.00</td> <td>16.000</td> </tr> <tr> <td>16.128</td> <td>16.384</td> <td>16.777</td> <td>16.896</td> <td>17.920</td> </tr> <tr> <td>18.432</td> <td>18.936</td> <td>20.000</td> <td>20.480</td> <td>22.1184</td> </tr> <tr> <td>22.579</td> <td>24.576</td> <td>24.704</td> <td>25.000</td> <td>27.000</td> </tr> <tr> <td>28.000</td> <td>30.720</td> <td>32.000</td> <td>32.768</td> <td>33.330</td> </tr> <tr> <td>34.368</td> <td>38.880</td> <td>40.000</td> <td>41.2416</td> <td>41.943</td> </tr> <tr> <td>44.736</td> <td>47.457</td> <td>49.152</td> <td>49.408</td> <td>50.000</td> </tr> <tr> <td></td> <td></td> <td>19.440</td> <td>35.328</td> <td>40.960</td> </tr> </tbody> </table> <p>Note: CLK1 up to 40.960MHz for both 5V and 3.3V for temperature -40°C to 85 °C; CLK1 up to 50MHz for both 5V and 3.3V for temperature 0°C to 70°C.</p>	Frequencies using at CLK1 (MHz)					12.000	12.288	12.624	13.00	16.000	16.128	16.384	16.777	16.896	17.920	18.432	18.936	20.000	20.480	22.1184	22.579	24.576	24.704	25.000	27.000	28.000	30.720	32.000	32.768	33.330	34.368	38.880	40.000	41.2416	41.943	44.736	47.457	49.152	49.408	50.000			19.440	35.328	40.960
Frequencies using at CLK1 (MHz)																																															
12.000	12.288	12.624	13.00	16.000																																											
16.128	16.384	16.777	16.896	17.920																																											
18.432	18.936	20.000	20.480	22.1184																																											
22.579	24.576	24.704	25.000	27.000																																											
28.000	30.720	32.000	32.768	33.330																																											
34.368	38.880	40.000	41.2416	41.943																																											
44.736	47.457	49.152	49.408	50.000																																											
		19.440	35.328	40.960																																											

Pin Configuration

VC	1	16	V _{CC}
OPN	2	15	CLK1
OPOUT	3	14	HIZ
OPP	4	13	CLK2
LOSIN	5	12	RDATA
PHO	6	11	RCLK
DATAIN	7	10	LOS
GND	8	9	CLKIN

Pin Description

Pin No	Pin Name	Type	Description
1	VC	I	Control voltage input to internal voltage controlled crystal oscillator (VCXO).
2	OPN	I	Negative input terminal to internal operational amplifier.
3	OPOUT	O	Output terminal of internal operational amplifier.
4	OPP	I	Positive input terminal to internal operational amplifier.
5	LOSIN	I	TTL input. When LOSIN is set to HIGH, VC disabled, and when set to LOW, VC to VCXO are enabled. (Internal pull-down resistor)
6	PHO	O	Output signal of phase detector.
7	DATAIN	I	TTL input. Input data stream to phase detector.
8	GND	G	Ground.
9	CLKIN	I	TTL input. Input clock to phase detector.
10	LOS	O	Signal loss indication for DATAIN, high active.
11	RCLK	O	Output recovered clock.
12	RDATA	O	Output recovered data stream.
13	CLK2	O	Output clock with divided function.
14	HIZ	I	TTL input. When HIZ is set to LOW, the device is in standby state and the outputs are set to high impedance. (Internal pull-up resistor)
15	CLK1	O	Output clock of internal VCXO frequency.
16	V _{CC}	P	5V power supply

Notes:

1. LOSIN input sets to HIGH, VC is disabled and the VCXO returns to its nominal center frequency. When sets to LOW, VC to VCXO is enabled.
2. LOS output sets to HIGH, if no transitions are detected at DATAIN after 256 clock cycles. LOS output sets to LOW as soon as a transition occurs at DATAIN.
3. HIZ input sets LOW, output pins CLK1, CLK2, RCLK, and RDATA buffers are set to high-impedance state. When set to logic high or no connection, the device functions and output pins CLK1, CLK2, RCLK, and RDATA etc. are active.

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested)

Storage Temperature	-55°C to +125°C
Power Supply Voltage	-0.5 to +7V
Input High Voltage	+7V Max.
Input Low Voltage	-0.5V Min.

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC Electrical Characteristics


Symbol	Parameters	Conditions	Min	Max	Units
V _{CC}	Supply Voltage		4.5	5.5	V
I _{LEAK}	Input Leakage Current	0~V _{DD}	-10	10	μA
V _{TIH}	TTL Input High Voltage		2		V
V _{TIL}	TTL Input Low Voltage			0.8	V
V _{OHI}	Output High Voltage for CLK1 & 2, RCLK&RDATA	I _{oh} = -8mA	2.4		V
V _{OL1}	Output Low Voltage for CLK1 & 2, RCLK&RDATA	I _{ol} = 8mA		0.4	V
V _{OHI2}	Output High Voltage for LOS	I _{oh} = -3mA	2.4		V
V _{OL2}	Output Low Voltage for LOS	I _{ol} = 3mA		0.4	V
I _{PULLUP}	Input Pull up Current for HIZ		-160		μA
I _{PULLDOWN}	Input Pull down Current for LOSIN			50	μA
I _{CC}	Maximum Supply Current	Full Active		60	mA
T _A	Ambient Temperature		-40	85	°C

AC Electrical Characteristics


Parameter	Symbol	Min	Typical	Max	Unit
Input NRZ Data Rates	DATAIN	0.008		65.536	M b/s
Input RZ Data and Clock Rates	DATAIN	0.008		32.768	M b/s
Nominal Output Frequency Clock Output 1 Clock Output 2	CLK1 CLK2	12.00 CLK1 /256		65.536 CLK1 /2	MHz MHz
Transition Times: Rise Time (0.5V to 2.5V) Fall Time (2.5V to 0.5V)	t_R t_F	0.5 0.5		5 5	ns ns
Symmetry or Duty cycle (VS = 1.4V) CLK1 CLK2 RCLK	SYM 1 SYM 2 RCLK	40 45 40		60 55 60	% % %
Control Voltage Bandwidth (-3 dB, VC = 0.5V _{cc})	BW		20		kHz
Sensitivity @ VC = V _{cc} /2	$\Delta F/\Delta VC$		100		ppm/V
Nominal Output Frequency on Loss of Signal: Clock Output 1 & 2	CLK1 CLK2	-75 -75		75 75	ppm from fo 1 ppm from fo 2
Phase Detector Gain	K D		0.53 x Data Density		V/rad

Packaging Information

16-pin Surface Mount (G)



16-pin Thru-Hole (T)



Notes

Pericom Technology Inc.

Email: support@pti.com.cn Web Site: www.pti.com.cn, www.pti-ic.com

China: No. 20 Building, 3/F, 481 Guiping Road, Shanghai, 200233, China
Tel: (86)-21-6485 0576 Fax: (86)-21-6485 2181

Asia Pacific: Unit 1517, 15/F, Chevalier Commercial Centre, 8 Wang Hoi Rd, Kowloon Bay, Hongkong
Tel: (852)-2243 3660 Fax: (852)- 2243 3667

U.S.A.: 2380 Bering Drive, San Jose, California 95131, USA
Tel: (1)-408-435 0800 Fax: (1)-408-435 1100

Pericom Technology Incorporation reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. Pericom Technology does not assume any responsibility for use of any circuitry described other than the circuitry embodied in Pericom Technology product. The company makes no representations that circuitry described herein is free from patent infringement or other rights, of Pericom Technology Incorporation.