54F/74F146


Priority Interrupt/DMA Request Controller

Descrition


prity Interrupt/DMA Request Controller is used to control the and output units to the processing unit. The 'F146 can neous or multiple requests according to their priority. Both a signal indicati n int runt/DMA request and 3-bit binary coded vector of the the highest level, re generated. Interrupt input and vector output latches are provided exibility to the interrupt scheme. The mask latch provides masking cap omany level interrupt before prioritization. The I/O ports and conto ow direct bus interfacing. The acknowledge outputs generate the bu dge signals for DMA controlling or multi-processor environments.

Ordering Code: See Section 5


Logic Symbol



Connection Diagrams



Pin Assignment for DIP



Pin Assignment for LCC and PCC

Input Loading/Fan-Out: See Section 3 for U.L. definitions

Pin Names	Description	54F/74F(U.L.) HIGH/LOW
I ₀ -I ₇ ACK ₀ -ACK ₇	Interrupt Pins	0.5/0.375
ACK ₀ -ACK ₇	Acknowledge Outputs	25/12.5
ILE	Interrupt Latch Enable	0.5/0.375
ĀĒ	Acknowledge Enable (Active LOW)	0.5/0.375
MR	Master Reset	0.5/0.375
INRQ	Interrupt Request	25/12.5
М ₀ -М ₇	Mask Inputs	0.5/0.375
CŠ	Mask Latch Address Select Line	0.5/0.375
R/W	Mask Latch Read/Write Control Line	0.5/0.375
\overline{V}_0 - \overline{V}_2	Priority Vector	25/12.5
VLE	Vector Latch Enable	0.5/0.375
VOE	Vector Output Enable (Active LOW)	0.5/0.375
ĒŌ	Expansion Output (Active LOW)	25/12.5
ĒĪ	Expansion Input (Active LOW)	0.5/0.375

Functional Description

The basic function of the 'F146 Priority Interrupt/DMA Controller is as follows. The receipt of an interrupt signal from the Interrupting Peripheral generates an Interrupt Request signal, stopping the processor after the current instruction or bus cycle. The processor will respond by enabling the vector data generated by the 'F146 to be read on the data bus and generating an acknowledge enable signal. This Acknowledge signal is used by the 'F146 to generate the Peripheral Acknowledge signal and reset the Interrupt Request. The 'F146 consists of four major sections as described below:

Interrupt Latch

The interrupt latch is organized as eight SR latches. The Set input is used to catch negative transitions on the Interrupt (\overline{I}_n) inputs. Latch Enable (ILE) latches the current interrupt status and inhibits further changes. The Reset (\overline{MR}) input to each latch is fully overriding, resetting the latch regardless of the state of the ILE input. If both S and R are HIGH, the previous state of the Latch is held.

Mask Latch

The Mask Latch is an Octal Latched Transceiver. This latch allows changes to the interrupt scheme to be made dynamically by masking out chosen interrupts before prioritizing. The Address Select

Line (\overline{CS}) selects the mask latch on the negative transition and the Latch Read/Write Control Line (R/ \overline{W}) controls the Read/Write status of the mask latch. The Mask (M) I/O ports add the freedom of storing the current mask word for retrieval at a later time, thus requiring no register overhead.


Priority Latch

The Priority Encoder (\overline{V}_n) and Vector Latch (VLE) can be integrated into one functional block. The Priority Latch encodes the eight interrupt lines (and the complements) providing a 3-bit binary vector. A priority is assigned to each input so that when two or more inputs are active, the one with the highest priority is represented by the vector output. The Expansion Input (EI) and the Expansion Output (EO) signals are provided for cascade expansion, with the EO being the more significant Priority Encoder driving the EI which is less significant. The latch is employed to prevent erroneous vector outputs during reading and peripheral acknowledge cycles. The Group Signal (INRQ) provides direct detection of an interupt before vector generation is complete.

Interrupt Decoder

A 3-to-8 line decoder decodes the vector address generating the peripheral acknowledge outputs (ACK_n) and the Interrupt Latch Reset (MR) signals.

Block Diagram



DC Characteristics over Operating Temperature Range (unless otherwise specified)

	54F/74F					
Symbol	Parameter	Min	Тур	Max	Units	Conditions
I _{cc}	Power Supply Current		100	150	mA	V _{CC} = Max

AC Characteristics: See Section 3 for waveforms and load configurations

Symbol	Parameter	54F/74F	54F	74F	Units
		$T_A = +25$ °C $V_{CC} = +5.0$ V $C_L = 50$ pF	T _A , V _{CC} = Mil C _L = 50 pF	T _A , V _{CC} = Com C _L = 50 pF	
		Min Typ Max	Min Max	Min Max	
t _{PLH} t _{PHL}	Propagation Delay ī to ĪNRQ	14.0 14.0			ns
t _{PLH} t _{PHL}	Propagation Delay EI to EO, ACK _n , V _n or INRQ	8.0 8.0			ns
t _{PLH} t _{PHL}	Propagation Delay CS to INRQ or V _n	14.0 14.0			ns
t _{PLH} t _{PHL}	Propagation Delay \overline{I}_n to \overline{V}_n	14.0 14.0			ns
t _{PLH} t _{PHL}	Propagation Delay ILE to \overline{V}_n	14.0 14.0			ns
t _{PLH} t _{PHL}	Propagation Delay ILE to INRQ	14.0 14.0			ns
t _{PLH} t _{PHL}	Propagation Delay R/W to INRQ or V _n	14.0 14.0			ns
t _{PLH} t _{PHL}	Propagation Delay MR to V _n	10.0 10.0			ns
t _{PLH} t _{PHL}	Propagation Delay VLE to \overline{V}_n	11.5 11.5			ns
t _{PLH} t _{PHL}	Propagation Delay AE to ACK _n	8.0 8.0			ns
t _{PLH} t _{PHL}	Propagation Delay MR to INRQ	14.0 14.0			ns
t _{PLH} t _{PHL}	Propagation Delay M _n to INRQ or V _n	14.0 14.0			ns
t _{PHZ} t _{PLZ}	Output Enable Time VOE to V _n	8.0 8.0			ns
t _{PZH} t _{PZL}	Output Disable Time VOE to V _n	8.0 8.0			ns
t _{PHZ} t _{PLZ}	Output Enable Time CS or R/W to M _n	8.0 8.0			ns
t _{PZH} t _{PZL}	Propagation Delay CS or R/W to Mn	8.0 8.0			ns

AC Operating Requirements: See Section 3 for waveforms

Symbol	Parameter	54F/74F	54F	74F	Units	
		$T_A = +25$ °C $V_{CC} = +5.0$ V	T _A , V _{CC} =	T _A , V _{CC} = Com		
		Min Typ Max	Min Max	Min Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW In to ILE	4.0 4.0			ns	
t _h (H) t _h (L)	Hold Time, HIGH or LOW \overline{I}_n to ILE	3.0 3.0				
t _s (H) t _s (L)	Setup Time, HIGH or LOW M _n to CS or R/W	4.0 4.0			ns	
t _h (H) t _h (L)	Hold Time, HIGH or LOW M _n to CS or R/W	3.0 3.0				
t _s (H) t _s (L)	Setup Time, HIGH or LOW M_n or \overline{I}_n to VLE	7.0 7.0				
t _h (H) t _h (L)	Hold Time, HIGH or LOW M_n or \overline{I}_n to VLE	3.0 3.0			ns	
t _w (L)	MR Pulse Width, LOW	6.0			ns	
t _w (L)	ILE or VLE Pulse Width, LOW	6.0			ns	
t _{rec}	Recovery Time MR to ILE	6.0			ns	
t _{rec}	Recovery Time MR to CS or R/W	6.0			ns	