

Power Amplifier Driver for Dual Band CDMA Handsets

General Description

Designed specifically for Qualcomm's MSM3xxx and MSM5xxx series, the LP3939 is an integrated device that provides interface to the baseband processor to power-switch two independent power amplifiers in dual band applications. By integrating the discrete components necessary to achieve the same functions, the LP3939 drastically reduces board space and component cost.

Features

- Power-switch for dual band CDMA power amplifier


Key Specifications

- 0.002 μ A Quiescent Current (typ)
- LLP16 Package

Applications

- Dual-band CDMA phones with MSM3xxx or MSM5xxx platform

LP3939 Application Circuit




Note: This application circuit shows the connection interface to a typical Skyworks PA. Connections to other PA vendors may vary slightly.

20083101

Connection Diagram

(LLP16: NSC Marketing Drawing LQA16A)



Top View
See NS Package Number LQA16A

20083102

Pin Descriptions

Pin	Name	Functional Description
1	INV_A1	Input
2	V _{DD2}	Supply. V _{DD1} and V _{DD2} must be tied together externally.
3	PCS_ON	Output, open drain
4	PCS_GAIN	Output, open drain
5	INV_Y1	Output
6	GAIN_MODE	Input
7	EN_CELL	Input
8	EN_PCS	Input
9	CELL_GAIN	Output, open drain
10	CELL_ON	Output, open drain
11	V _{DD1}	Supply. V _{DD1} and V _{DD2} must be tied together externally.
12	PA_ON	Output
13	INV_A2	Input
14	INV_Y2	Output, open drain
15	GND	GND
16	A1_SINK	Output, open drain

Ordering Information

LP3939 Supplied as 1k Units, Tape and Reel	LP3939 Supplied as 4.5k Units, Tape and Reel	Package Marking
LP3939ILQ	LP3939ILQX	National Logo UZXYTT LP3939

Note:
U-wafer fab code
Z-assembly plant code
XY-date code
TT-die run traceability

Absolute Maximum Ratings (Note 1, Note

2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

V_{DD1}, V_{DD2}	-0.3V to +6.0V
EN_CELL, EN_PCS, GAIN_MODE, INV_A1, INV_A2, PA_ON, INV_Y1, CELL_ON, CELL_GAIN, PCS_ON, PCS_GAIN, INV_Y2 and A1_SINK	-0.3V to ($V_{DD} + 0.3V$)
GND to GND SLUG	$\pm 0.3V$
Junction Temperature	150°C
Maximum Power Dissipation (Note 3)	2.0W

Storage Temperature	-65°C to +150°C
ESD (Note 4):	
Human Body Model	2 kV
Machine Model	200V

Operating Ratings (Note 1, Note 2)

V_{DD1}, V_{DD2}	1.8V to 5.5V
Junction Temperature	-40°C to +125°C
Operating Temperature	-40°C to +85°C
Thermal Resistance θ_{JA} (LLP16)	39.8°C/W
Maximum Power Dissipation (Note 5)	1.38W

DC Electrical Characteristics

Unless otherwise noted, $V_{DD1} = V_{DD2} = 3V$. Typical values and limits appearing in normal type apply for $T_J = 25^\circ\text{C}$. Limits appearing in **boldface type** apply over the entire junction temperature range for operation, -40°C to +85°C. (Note 6)

Symbol	Parameter	Conditions	Typ	Limit		Units
				Min	Max	
I_{IN}	Input Current	All Input Pins	0.05		5	μA
I_Q	Quiescent Current	All inputs tied to V_{DD} or ground. No load at the outputs.	0.002		5	μA
$I_{LEAKAGE}$	Output Leakage Current	CELL_ON, PCS_ON CELL_GAIN, PCS_GAIN			10	μA
		A1_SINK			5	
R_{DS-ON}	MOSFET's ON Resistance	P-Ch, $V_{DD} = 3V$ CELL_ON, PCS_ON CELL_GAIN, PCS_GAIN	275		500	m Ω
		P-Ch, $V_{DD} = 2V$ CELL_ON, PCS_ON CELL_GAIN, PCS_GAIN	430		650	
V_{IH}	Logic High Input	$1.8V \leq V_{DD} < 2.5V$ EN_CELL, EN_PCS, INV_A1, GAIN_MODE, INV_A2		1.4		V
		$2.5V \leq V_{DD} \leq 3.5V$ EN_CELL, EN_PCS, INV_A1, GAIN_MODE, INV_A2		2.0		
V_{IL}	Logic Low Input	$1.8V \leq V_{DD} \leq 3.5V$ EN_CELL, EN_PCS, INV_A1, GAIN_MODE, INV_A2			0.4	V
V_{OH}	Logic High Output	PA_ON, INV_Y1, $I_{SOURCE} = 1\text{ mA}$	2.93	2.8		V
		INV_Y2, $I_{SOURCE} = 1\text{ mA}$	2.74	2.5		
V_{OL}	Logic Low Output	PA_ON, INV_Y1, $I_{SINK} = 1\text{ mA}$	80		200	mV
		INV_Y2, A1_SINK $I_{SINK} = 1\text{ mA}$	16		55	

AC Electrical Characteristics

Unless otherwise noted, $V_{DD1} = V_{DD2} = 3V$, $C_{LOAD} = 50\text{ pF}$. Typical values and limits appearing in normal type apply for $T_J = 25^\circ\text{C}$. Limits appearing in **boldface type** apply over the entire junction temperature range for operation, -40°C to $+85^\circ\text{C}$. (Note 7)

Symbol	Parameter	Conditions	Typ	Limit		Units
				Min	Max	
t_{PLH}	Propagations Delay Low to High	EN_CELL to PA_ON or EN_PCS to PA_ON	10		80	ns
		EN_CELL to CELL_ON or EN_PCS to PCS_ON $R_{PD} = 100\Omega$	7		56	ns
		GAIN_MODE to CELL_GAIN or GAIN_MODE to PCS_GAIN $R_{PD} = 100\Omega$	7		56	ns
		INV_A1 to INV_Y1	10		80	ns
		INV_A2 to INV_Y2	25		200	ns
t_{PHL}	Propagations Delay High to Low	EN_CELL to PA_ON or EN_PCS to PA_ON	10		80	ns
		EN_CELL to CELL_ON or EN_PCS to PCS_ON $R_{PD} = 100\Omega$	25		200	ns
		GAIN_MODE to CELL_GAIN or GAIN_MODE to PCS_GAIN $R_{PD} = 100\Omega$	20		160	ns
		INV_A1 to INV_Y1	10		80	ns
		INV_A1 to A1_SINK $R_{PU} = 10\text{ k}\Omega$	5		40	ns
		INV_A2 to INV_Y2	5		40	ns
t_{RISE}	Rise Time	PA_ON	15		120	ns
		INV_Y2	50		400	
		INV_Y1	20		160	
T_{FALL}	Fall Time	PA_ON	15		120	ns
		INV_Y2	10		80	
		INV_Y1	20		160	

Note 1: Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical Characteristics tables.

Note 2: All voltages are with respect to the potential at the GND pin.

Note 3: The Absolute Maximum power dissipation depends on the ambient temperature and can be calculated using the formula:

$$PD = \frac{T_J - T_A}{\theta_{JA}}$$

where T_J is the junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction-to-ambient temperature. The 2.0W rating appearing under Absolute Maximum Ratings results from substituting the Absolute Maximum junction temperature, 150°C for T_J , 70°C for T_A and 39.8°C/W for θ_{JA} . More power can be dissipated safely at ambient temperatures below 70°C . Less power can be dissipated safely at ambient temperatures above 70°C . The Absolute Maximum power dissipation can be increased by 25 mW for each degree below 70°C , and it must be derated by 25 mW for each degree above 70°C .

Note 4: The human body model is 100 pF discharged through a 1.5 k Ω resistor into each pin. The machine model is a 200 pF capacitor discharged directly into each pin.


Note 5: Like the Absolute Maximum power dissipation, the maximum power dissipation depends on the ambient temperature. The 1.38W rating appearing under Absolute Maximum Ratings results from substituting the Maximum junction temperature, 125°C for T_J , 70°C for T_A and 39.8°C/W for θ_{JA} . More power can be dissipated safely at ambient temperatures below 70°C . Less power can be dissipated safely at ambient temperatures above 70°C . The Absolute Maximum power dissipation can be increased by 25 mW for each degree below 70°C , and it must be derated by 25 mW for each degree above 70°C .

Note 6: All limits are guaranteed by testing or statistical analysis.

Note 7: All AC parameters are guaranteed by design, not production tested.

LP3939 Block Diagram

LP3939



20083104

Truth Tables

TABLE 1. PA Enables

INPUTS		OUTPUTS		
EN_CELL	EN_PCS	CELL_ON	PCS_ON	PA_ON
0	0	0	0	0
1	0	1	0	1
0	1	0	1	1
1	1	Not Valid		

Note: Measured with a 10 k Ω pull down resistor on CELL_ON and PCS_ON.

TABLE 2. PA Gain Mode

INPUTS			OUTPUTS	
GAIN_MODE	EN_CELL	EN_PCS	CELL_GAIN	PCS_GAIN
0	0	0	0	0
0	1	0	1	0
1	1	0	0	0
0	0	1	0	1
1	0	1	0	0
X	1	1	Not Valid	


Note: Measured with a 10 k Ω pull down resistor on CELL_GAIN and PCS_GAIN.

TABLE 3. Current Sink Control

INPUTS		OUTPUTS	
INV_A1	INV_Y1	A1_SINK	
0	1	0	
1	0	1	
INV_A2	INV_Y2		
0	1		
1	0		



Note: Measured with a 10 k Ω pull up resistor on A1_SINK.

Physical Dimensions inches (millimeters) unless otherwise noted



DIMENSIONS ARE IN MILLIMETERS

RECOMMENDED LAND PATTERN
1:1 RATION WITH PKG SOLDER PADS



LQA16A (Rev A)

NOTES: UNLESS OTHERWISE SPECIFIED

1. STANDARD LEAD FINISH TO BE 5.08 MICROMETERS MINIMUM LEAD/TIN (SOLDER) ON COPPER.
2. NO JEDEC REGISTRATION AS OF APRIL 2000.

16-Lead Plastic Quad Package
Order Number LP3939ILQ or LP3939ILQX
NS Package Number LQA16A

OBVIOUS

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:
www.national.com

Products		Design Support	
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench
Audio	www.national.com/audio	App Notes	www.national.com/appnotes
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns
Data Converters	www.national.com/adc	Samples	www.national.com/samples
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback
Voltage References	www.national.com/vref	Design Made Easy	www.national.com/easy
PowerWise® Solutions	www.national.com/powerwise	Applications & Markets	www.national.com/solutions
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero
Temperature Sensors	www.national.com/tempensors	SolarMagic™	www.national.com/solarmagic
PLL/VCO	www.national.com/wireless	PowerWise® Design University	www.national.com/training

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY


NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2011 National Semiconductor Corporation

For the most current product information visit us at www.national.com

 **National Semiconductor Americas Technical Support Center**
 Email: support@nsc.com
 Tel: 1-800-272-9959

National Semiconductor Europe Technical Support Center
 Email: europe.support@nsc.com

National Semiconductor Asia Pacific Technical Support Center
 Email: ap.support@nsc.com

National Semiconductor Japan Technical Support Center
 Email: jpn.feedback@nsc.com