

## Quad Bus Receiver

The MC10129 data inputs are compatible with, and accept TTL logic levels as well as levels compatible with IBM-type buses. The clock, strobe, and reset inputs accept MECL 10,000 logic levels.

The data inputs accept the bus levels, and storage elements are provided to yield temporary latch storage of the information after receiving it from the bus. The outputs can be strobed to allow accurate synchronization of signals and/or connection to MECL 10,000 level buses. When the clock is low, and the reset input is disabled, the outputs will follow the D inputs. The latches will store the data on the rising edge of the clock. The outputs are enabled when the strobe input is high. Unused D inputs must be tied to V<sub>CC</sub> or Gnd. The clock, strobe, and reset inputs each have 50 k ohm pulldown resistors to V<sub>EE</sub>. They may be left floating, if not used.

The MC10129 will operate in either of two modes. The first mode is obtained by tying the hysteresis control input to V<sub>EE</sub>. In this mode, the input threshold points of the D inputs are fixed. The second mode is obtained by tying the hysteresis control input to ground. In this mode, input hysteresis is achieved as shown in the test table. This hysteresis is desirable where extra noise margin is required on the D inputs. The outer input pins are unaffected by the mode of operation used.


The MC10129 is especially useful in interface applications for central processors, mini-computers, and peripheral equipment.

P<sub>D</sub> = 750 mW typ/pkg (No Load)

t<sub>pd</sub> = 10 ns typ

V<sub>CC</sub> Max = 7.0 Vdc

**LOGIC DIAGRAM**



**MC10129**



L SUFFIX  
CERAMIC PACKAGE  
CASE 620-10

**PIN ASSIGNMENT**

|                    |   |    |                 |
|--------------------|---|----|-----------------|
| GND                | 1 | 16 | GND             |
| Q3                 | 2 | 15 | Q1              |
| Q2                 | 3 | 14 | Q0              |
| D3                 | 4 | 13 | D1              |
| Hysteresis Control | 5 | 12 | STROBE          |
| D2                 | 6 | 11 | CLOCK           |
| D0                 | 7 | 10 | RESET           |
| V <sub>EE</sub>    | 8 | 9  | V <sub>CC</sub> |

**TRUTH TABLE**

| D | C | STROBE | RESET | Q <sub>n+1</sub> |
|---|---|--------|-------|------------------|
| X | X | L      | X     | L                |
| X | H | X      | H     | L                |
| L | L | H      | X     | L                |
| X | H | H      | L     | Q <sub>n</sub>   |
| H | L | H      | X     | H                |



## ELECTRICAL CHARACTERISTICS

| Characteristic                      | Symbol                                     | Pin Under Test                      | Test Limits                                    |  |  |  |   |  | Unit   |  |     |
|-------------------------------------|--|-------------------------------------|--|--|--|--|---|--|--|--|-----|
|                                     |  |                                     | -30°C  |  | +25°C  |  | +85°C                                     |  |  |  |     |
|                                     |  |                                     | Min  | Max  | Min  | Typ  | Max                                       | Min  |  |  |     |
| Negative Power Supply Drain Current | I <sub>E</sub>                             | 8<br>8                              |  | 167<br>189   |  |  | 152<br>172                                |  | 167<br>189   | mAdc   |     |
| Positive Power Supply Drain Current | I <sub>CC</sub>                            | 9                                   |  | 8.0  |  |  | 8.0                                       |  | 8.0  | mAdc   |     |
| Input Current                       | I <sub>inH</sub>                           | 4<br>6<br>7<br>10<br>11<br>12<br>13 |  | 150<br>150<br>150<br>720<br>390<br>390<br>150            |  |  | 95<br>95<br>95<br>450<br>245<br>245<br>95 |  | 95<br>95<br>95<br>450<br>245<br>245<br>95                | μAdc   |     |
|                                     | I <sub>CBO</sub> (1.)                      | 4<br>6<br>7<br>13                   |  | 1.5<br>1.5<br>1.5  |  |  | -1.0<br>-1.0<br>-1.0                      |  | 1.0<br>1.0<br>1.0  | μAdc   |     |
|                                     | I <sub>inL</sub>                           | 10<br>11<br>12                      | 0.5<br>0.5<br>0.5                              |  | 0.5<br>0.5<br>0.5  |  |   | 0.3<br>0.3<br>0.3  |  | μAdc   |     |
| Output Voltage                      | Logic 1                                    | V <sub>OH</sub>                     | 2<br>3<br>2<br>3                               | -1.060<br>-1.060<br>-1.060<br>-1.060                     | -0.890<br>-0.890<br>-0.890<br>-0.890                     | -0.960<br>-0.960<br>-0.960<br>-0.960                     |   | -0.810<br>-0.810<br>-0.810<br>-0.810                     | -0.890<br>-0.890<br>-0.890<br>-0.890                     | -0.700<br>-0.700<br>-0.700<br>-0.700                     | Vdc |
| Output Voltage                      | Logic 0                                    | V <sub>OL</sub>                     | 2<br>3<br>2<br>3                               | -1.890<br>-1.890<br>-1.890<br>-1.890                     | -1.675<br>-1.675<br>-1.675<br>-1.675                     | -1.850<br>-1.850<br>-1.850<br>-1.850                     |   | -1.650<br>-1.650<br>-1.650<br>-1.650                     | -1.825<br>-1.825<br>-1.825<br>-1.825                     | -1.615<br>-1.615<br>-1.615<br>-1.615                     | Vdc |
| Threshold Voltage                   | Logic 1                                    | V <sub>OHA</sub>                    | 2 (2.)<br>2<br>2<br>2<br>2 (3.)<br>2 (4.)      | -1.080<br>-1.080<br>-1.080<br>-1.080<br>-1.080<br>-1.080 |  | -0.980<br>-0.980<br>-0.980<br>-0.980<br>-0.980<br>-0.980 |   |  | -0.910<br>-0.910<br>-0.910<br>-0.910<br>-0.910<br>-0.910 |  | Vdc |
| Threshold Voltage                   | Logic 0                                    | V <sub>O LA</sub>                   | 2 (2.)<br>2<br>2 (2.)<br>2<br>2 (3.)<br>2 (4.) |  | -1.655<br>-1.655<br>-1.655<br>-1.655<br>-1.655<br>-1.655 |  |   | -1.630<br>-1.630<br>-1.630<br>-1.630<br>-1.630<br>-1.630 |  | -1.595<br>-1.595<br>-1.595<br>-1.595<br>-1.595<br>-1.595 | Vdc |
| Switching Times Propagation Delay   |  |                                     |  |  |  |  |   |  |  | ns   |     |
| Data Input                          | t <sub>7+14+</sub><br>t <sub>7-14-</sub>   | 14                                  | 3.7<br>3.7                                     | 15<br>15   | 3.7<br>3.7   | 10<br>10   | 15<br>15                                  | 3.7<br>3.7   | 30<br>40   |  |     |
| Clock Input                         | t <sub>11+14+</sub><br>t <sub>11-14-</sub> | 14                                  | 2.7<br>2.7                                     | 11<br>11   | 2.7<br>2.7   | 5.0<br>5.0   | 9.0<br>9.0                                | 2.7<br>2.7   | 11<br>11   |  |     |
| Strobe Input                        | t <sub>12+14+</sub><br>t <sub>12-14-</sub> | 14                                  | 1.6<br>1.6                                     | 8.0<br>8.0   | 1.6<br>1.6   | 4.0<br>4.0   | 7.0<br>7.0                                | 1.6<br>1.6   | 8.0<br>8.0   |  |     |
| Reset Input                         | t <sub>10+14-</sub>                        | 14                                  | 2.0  | 8.0  | 2.0  | 5.0  | 6.5                                       | 2.0  | 8.0  |  |     |
| Hysteresis Mode                     | t <sub>7+14+</sub><br>t <sub>7-14-</sub>   | 14                                  | 6.6<br>3.7                                     | 30<br>17   | 6.7<br>3.7   | 18<br>10   | 25<br>15                                  | 6.6<br>3.7   | 30<br>40   |  |     |
| Setup Time                          | t <sub>setup</sub>                         | 14                                  | 30   |  | 2.7  | 15   |   |  | 30   |  |     |
| Hold Time                           | t <sub>hold</sub>                          | 14                                  | 0  |  | -2.0   | 15   |   |  | -2.0   |  |     |
| Rise Time                           | t <sub>+</sub>                             | 14                                  | 1.5  | 5.0  | 1.5  | 2.0  | 4.3                                       | 1.5  | 5.0  |  |     |
| Fall Time                           | t <sub>-</sub>                             | 14                                  | 1.5  | 5.0  | 1.5  | 2.0  | 4.3                                       | 1.5  | 5.0  |  |     |

1. Pin 5 to V<sub>EE</sub>, V<sub>IL</sub> to Data input one at a time.  
 2. Output latched to logic high state prior to test. V<sub>IHA'</sub>, V<sub>ILA'</sub> are standard logic 1 and logic 0 MTTL threshold voltages. V<sub>IHA''</sub>, V<sub>ILA''</sub>, V<sub>IHA'''</sub> and V<sub>ILA'''</sub> are logic 1 and logic 0 threshold voltages in the hysteresis mode as shown in Figure 1 on page 3-63.  
 3. Input level on data input taken from +0.4V up to voltage level given.  
 4. Input level on data input taken from +4.0V down to voltage level given.  
 5. Operation and limits shown also apply for V<sub>CC</sub> = +6.0V.




Figure 1. Hysteresis Mode Threshold Voltage

## ELECTRICAL CHARACTERISTICS

| @ Test Temperature                  |                              |   | TEST VOLTAGE VALUES (Volts)               |                                  |              |              |                       |                  |                      |            | Gnd  |  |
|-------------------------------------|------------------------------|---|---|----------------------------------|--------------|--------------|-----------------------|------------------|----------------------|------------|--|--|
|                                     |                              |   | MECL 10,000 INPUT LEVELS                  |                                  |              |              | TTL INPUT LEVELS (6.) |                  |                      |            |  |  |
|                                     |                              |   | $V_{IHmax}$                               | $V_{ILmin}$                      | $V_{IHmin}$  | $V_{ILAmax}$ | $V_{IH}$              | $V_{IL}$         | $V_{IHA'}$           | $V_{ILA'}$ |  |  |
| -30°C                               |                              |   | -0.890                                    | -1.890                           | -1.155       | -1.500       | 3.000                 | 0.400            | 2.000                | 0.800      |  |  |
| +25°C                               |                              |   | -0.810                                    | -1.850                           | -1.105       | -1.475       | 3.000                 | 0.400            | 2.000                | 0.800      |  |  |
| +85°C                               |                              |   | -0.700                                    | -1.825                           | -1.035       | -1.440       | 3.000                 | 0.400            | 2.000                | 0.800      |  |  |
| Characteristic                      | Symbol                       | Pin Under Test                            | TEST VOLTAGE APPLIED TO PINS LISTED BELOW |                                  |              |              |                       |                  |                      |            | Gnd  |  |
|                                     |                              |   | $V_{IHmax}$                               | $V_{ILmin}$                      | $V_{IHmin}$  | $V_{ILAmax}$ | $V_{IH}$              | $V_{IL}$         | $V_{IHA'}$           | $V_{ILA'}$ |  |  |
| Negative Power Supply Drain Current | $I_E$                        | 8<br>8                                    | 11<br>11                                  | 12<br>12                         |              |              |                       |                  |                      |            | 1,16<br>1,16   |  |
| Positive Power Supply Drain Current | $I_{CC}$                     | 9   |   |                                  |              |              |                       |                  | 4,6,7,13             |            | 1,16   |  |
| Input Current                       | $I_{inH}$                    | 4<br>6<br>7<br>10<br>11<br>12<br>13       | 10,11<br>11<br>12                         |                                  |              |              | 4<br>6<br>7<br>13     |                  |                      |            | 1,16<br>1,16<br>1,16<br>1,16<br>1,16<br>1,16<br>1,16 |  |
|                                     | $I_{CBO}$ (1.)               | 4<br>6<br>7<br>13                         |   |                                  |              |              |                       |                  | 4<br>6<br>7<br>13    |            | 1,16<br>1,16<br>1,16<br>1,16                         |  |
|                                     | $I_{inL}$                    | 10<br>11<br>12                            |   | 10<br>11<br>12                   |              |              |                       |                  |                      |            | 1,16<br>1,16<br>1,16                                 |  |
| Output Voltage Logic 1              | $V_{OH}$                     | 2<br>3<br>2<br>3                          | 12  | 10,11<br>10,11<br>10,11<br>10,11 |              |              | 4<br>6<br>4<br>6      |                  |                      |            | 1,16<br>1,16<br>1,16<br>1,16                         |  |
|                                     | $V_{OL}$                     | 2<br>3<br>2<br>3                          | 12  | 10,11<br>10,11<br>10,11<br>10,11 |              |              |                       | 4<br>6<br>4<br>6 |                      |            | 1,16<br>1,16<br>1,16<br>1,16                         |  |
|                                     | $V_{OHA}$                    | 2 (2.)<br>2<br>2<br>2 (3.)<br>2 (4.)      | 11,12                                     | 10,11                            | 12           | 10           | 4<br>4<br>4           |                  |                      | 4          | 1,16<br>1,16<br>1,16<br>1,16<br>1,16<br>1,16         |  |
| Threshold Voltage Logic 0           | $V_{OLA}$                    | 2 (2.)<br>2 (2.)<br>2<br>2 (3.)<br>2 (4.) | 11,12<br>10,12<br>12<br>12                | 10,11<br>10,11<br>10,11<br>10,11 | 10<br>11     | 12           | 4<br>4<br>4           |                  |                      |            | 1,16<br>1,16<br>1,16<br>1,16<br>1,16<br>1,16         |  |
|                                     |                              |   |   |                                  |              |              |                       |                  |                      |            | 4  |  |
| Switching Times Propagation Delay   |                              |   | +1.11V                                    | +0.31V                           | Pulse In     | Pulse Out    | +5.0V                 | +2.40V           | Figure               |            | +2.0V  |  |
| Data Input                          | $t_{7+14+}$<br>$t_{7-14-}$   | 14<br>14                                  | 12<br>12                                  | 10,11<br>10,11                   | 7<br>7       | 14<br>14     |                       |                  | Figure 3<br>Figure 3 |            | 1,16<br>1,16   |  |
| Clock Input                         | $t_{11-14+}$<br>$t_{11-14-}$ | 14<br>14                                  | 12<br>12                                  | 10<br>10                         | 7,11<br>7,11 | 14<br>14     |                       |                  | Figure 6<br>Figure 6 |            | 1,16<br>1,16   |  |
| Strobe Input                        | $t_{12+14+}$<br>$t_{12-14-}$ | 14<br>14                                  |   | 10,11<br>10,11                   | 12<br>12     | 14<br>14     | 7<br>7                |                  | Figure 4<br>Figure 4 |            | 1,16<br>1,16   |  |
| Reset Input                         | $t_{10+14-}$                 | 14  | 12  |                                  | 10,11        | 14           | 7                     | 7                |                      |            | 1,16   |  |
| Hysteresis Mode                     | $t_{7+14+}$<br>$t_{7-14-}$   | 14<br>14                                  | 12<br>12                                  | 10,11<br>10,11                   | 7<br>7       | 14<br>14     |                       |                  | Figure 3<br>Figure 3 |            | 1,5,16<br>1,5,16                                     |  |
| Setup Time                          | $t_{\text{setup}}$           | 14  | 12  | 10                               | 7,11         | 14           |                       |                  | Figure 7             |            | 1,16   |  |
| Hold Time                           | $t_{\text{hold}}$            | 14  | 12  | 10                               | 7,11         | 14           |                       |                  | Figure 7             |            | 1,16   |  |
| Rise Time                           | $t_{+}$                      | 14  | 12  | 10,11                            | 7            | 14           |                       |                  | Figure 3             |            | 1,16   |  |
| Fall Time                           | $t_{-}$                      | 14  | 12  | 10,11                            | 7            | 14           |                       |                  | Figure 3             |            | 1,16   |  |

1. Pin 5 to  $V_{EE}$ ,  $V_{II}$  to Data input one at a time.  
 2. Output latched to logic high state prior to test.  $V_{IHA'}$ ,  $V_{ILA'}$  are standard logic 1 and logic 0 TTL threshold voltages.  $V_{IHA''}$ ,  $V_{ILA''}$ ,  $V_{IHA'''}$  and  $V_{ILA'''}$  are logic 1 and logic 0 threshold voltages in the hysteresis mode as shown in Figure 1 on page 3-63.  
 3. Input level on data input taken from +0.4V up to voltage level given.  
 4. Input level on data input taken from +4.0V down to voltage level given.  
 5. Operation and limits shown also apply for  $V_{CC} = +6.0V$ .  
 6. When testing, choose either TTL or IBM input levels.


## ELECTRICAL CHARACTERISTICS

| @ Test Temperature                  |  |  | TEST VOLTAGE VALUES (Volts)               |                   |                                  |                   |                    |                    |                     |                     |                                 |                                    |  |                          |
|-------------------------------------|--|--|---|-------------------|----------------------------------|-------------------|--------------------|--------------------|---------------------|---------------------|---------------------------------|------------------------------------|--|--------------------------|
|                                     |  |  | IBM INPUT LEVELS (6.)                     |                   |                                  |                   | HYSTERESIS MODE    |                    |                     |                     |                                 |                                    |  |                          |
|                                     |  |  | V <sub>IH</sub>                           | V <sub>IL</sub>   | V <sub>IHA'</sub>                | V <sub>ILA'</sub> | V <sub>IHA''</sub> | V <sub>ILA''</sub> | V <sub>IHA'''</sub> | V <sub>ILA'''</sub> | V <sub>CC (5.)</sub>            | V <sub>EE</sub>                    |  |                          |
| -30°C                               | 3.11                                       | 0.150  |   |                   |                                  |                   | 2.90               | 2.00               | 2.20                | 1.30                | +5.0                            | -5.2                               |  |                          |
| +25°C                               | 3.11                                       | 0.150  | 1.700                                     | 0.70              |                                  |                   | 2.60               | 1.70               | 1.90                | 1.00                | +5.0                            | -5.2                               |  |                          |
| +85°C                               | 3.11                                       | 0.150  |   |                   |                                  |                   | 2.30               | 1.40               | 1.60                | 0.70                | +5.0                            | -5.2                               |  |                          |
| Characteristic                      | Symbol                                     | Pin Under Test                                 | TEST VOLTAGE APPLIED TO PINS LISTED BELOW |                   |                                  |                   |                    |                    |                     |                     |                                 |                                    | Gnd  |                          |
|                                     |  |  | V <sub>IH</sub>                           | V <sub>IL</sub>   | V <sub>IHA'</sub>                | V <sub>ILA'</sub> | V <sub>IHA''</sub> | V <sub>ILA''</sub> | V <sub>IHA'''</sub> | V <sub>ILA'''</sub> | V <sub>CC (5.)</sub>            | V <sub>EE</sub>                    |  |                          |
| Negative Power Supply Drain Current | I <sub>E</sub>                             | 8<br>8   |   |                   |                                  |                   |                    |                    |                     |                     | 9<br>9                          | 8<br>5.8                           | 1.5,16<br>1.16                                       |                          |
| Positive Power Supply Drain Current | I <sub>CC</sub>                            | 9  |   | 4.6,<br>7,13      |                                  |                   |                    |                    |                     |                     | 9<br>9                          | 5.8<br>5.8                         | 1.16<br>1.16   |                          |
| Input Current                       | I <sub>inH</sub>                           | 4<br>6<br>7<br>10<br>11<br>12<br>13            | 4<br>6<br>7                               |                   |                                  |                   |                    |                    |                     |                     | 9<br>9<br>9<br>9<br>9<br>9<br>9 | 8<br>8<br>8<br>8<br>8<br>8<br>8    | 1.16<br>1.16<br>1.16<br>1.16<br>1.16<br>1.16<br>1.16 |                          |
|                                     | I <sub>CBO (I.)</sub>                      | 4<br>6<br>7<br>13                              |   | 4<br>6<br>7<br>13 |                                  |                   |                    |                    |                     |                     | 9<br>9<br>9<br>9                | 8<br>8<br>8<br>8                   | 1.16<br>1.16<br>1.16<br>1.16                         |                          |
|                                     | I <sub>inL</sub>                           | 10<br>11<br>12                                 |   |                   |                                  |                   |                    |                    |                     |                     | 9<br>9<br>9                     | 8<br>8<br>8                        | 1.16<br>1.16<br>1.16                                 |                          |
| Output Voltage Logic 1              | V <sub>OH</sub>                            | 2<br>3<br>2<br>3                               | 4<br>6<br>4<br>6                          |                   |                                  |                   |                    |                    |                     |                     | 9<br>9<br>9<br>9                | 5.8<br>5.8<br>8<br>8               | 1.16<br>1.16<br>1.5,16<br>1.5,16                     |                          |
|                                     | V <sub>OL</sub>                            | 2<br>3<br>2<br>3                               |   | 4<br>6<br>4<br>6  |                                  |                   |                    |                    |                     |                     | 9<br>9<br>9<br>9                | 5.8<br>5.8<br>8<br>8               | 1.16<br>1.16<br>1.5,16<br>1.5,16                     |                          |
|                                     | V <sub>OHA</sub>                           | 2 (2.)<br>2<br>2<br>2<br>2 (3.)<br>2 (4.)      | 4<br>4<br>4                               |                   |                                  | 4                 |                    |                    |                     |                     | 9<br>9<br>9<br>9<br>9<br>9      | 5.8<br>5.8<br>5.8<br>5.8<br>8<br>8 | 1.16<br>1.16<br>1.16<br>1.16<br>1.5,16<br>1.5,16     |                          |
| Threshold Voltage Logic 0           | V <sub>OHA</sub>                           | 2 (2.)<br>2<br>2 (2.)<br>2<br>2 (3.)<br>2 (4.) | 4<br>4<br>4                               |                   |                                  |                   | 4                  |                    |                     |                     | 9<br>9<br>9<br>9<br>9<br>9      | 5.8<br>5.8<br>5.8<br>5.8<br>8<br>8 | 1.16<br>1.16<br>1.16<br>1.16<br>1.5,16<br>1.5,16     |                          |
|                                     | V <sub>OLO</sub>                           | 2 (2.)<br>2<br>2 (2.)<br>2<br>2 (3.)<br>2 (4.) | 4<br>4<br>4                               |                   |                                  |                   |                    | 4                  |                     |                     | 9<br>9<br>9<br>9<br>9<br>9      | 5.8<br>5.8<br>5.8<br>5.8<br>8<br>8 | 1.16<br>1.16<br>1.16<br>1.16<br>1.5,16<br>1.5,16     |                          |
| Switching Times Propagation Delay   |  |  | +5.0V                                     | +2.40V            | Figure                           |                   |                    |                    |                     |                     |                                 | +7.0V                              | -3.2V  | +2.0V                    |
| Data Input                          | t <sub>7+14+</sub><br>t <sub>7-14-</sub>   | 14<br>14                                       |   |                   | Figure 3<br>Figure 3             |                   |                    |                    |                     |                     |                                 | 9<br>9                             | 5.8<br>5.8   | 1.16<br>1.16             |
| Clock Input                         | t <sub>11-14+</sub><br>t <sub>11-14-</sub> | 14<br>14                                       |   |                   | Figure 6<br>Figure 6             |                   |                    |                    |                     |                     |                                 | 9<br>9                             | 5.8<br>5.8   | 1.16<br>1.16             |
| Strobe Input                        | t <sub>12+14+</sub><br>t <sub>12-14-</sub> | 14<br>14                                       | 7<br>7                                    |                   | Figure 4<br>Figure 4             |                   |                    |                    |                     |                     |                                 | 9<br>9                             | 5.8<br>5.8   | 1.16<br>1.16             |
| Reset Input                         | t <sub>10+14-</sub>                        | 14   | 7   |                   | Figure 5<br>Figure 3<br>Figure 3 |                   |                    |                    |                     |                     |                                 | 9<br>9<br>9                        | 5.8<br>8<br>8  | 1.16<br>1.5,16<br>1.5,16 |
| Hysteresis Mode                     | t <sub>7+14+</sub><br>t <sub>7-14-</sub>   | 14<br>14                                       |   |                   | Figure 3<br>Figure 3             |                   |                    |                    |                     |                     |                                 | 9<br>9                             | 8<br>8   | 1.5,16<br>1.5,16         |
| Setup Time                          | t <sub>setup</sub>                         | 14   |   |                   | Figure 7                         |                   |                    |                    |                     |                     |                                 | 9                                  | 5.8  | 1.16                     |
| Hold Time                           | t <sub>hold</sub>                          | 14   |   |                   | Figure 7                         |                   |                    |                    |                     |                     |                                 | 9                                  | 5.8  | 1.16                     |
| Rise Time                           | t <sub>r</sub>                             | 14   |   |                   | Figure 3                         |                   |                    |                    |                     |                     |                                 | 9                                  | 5.8  | 1.16                     |
| Fall Time                           | t <sub>f</sub>                             | 14   |   |                   | Figure 3                         |                   |                    |                    |                     |                     |                                 | 9                                  | 5.8  | 1.16                     |

3


1. Pin 5 to V<sub>EE</sub>, V<sub>IL</sub> to Data input one at a time.
2. Output latched to logic high state prior to test. V<sub>IHA'</sub>, V<sub>ILA'</sub> are standard logic 1 and logic 0 MTTL threshold voltages. V<sub>IHA''</sub>, V<sub>ILA''</sub>, V<sub>IHA'''</sub> and V<sub>ILA'''</sub> are logic 1 and logic 0 threshold voltages in the hysteresis mode as shown in Figure 1 on page 3-63.
3. Input level on data input taken from +0.4V up to voltage level given.
4. Input level on data input taken from +4.0V down to voltage level given.
5. Operation and limits shown also apply for V<sub>CC</sub> = +6.0V.
6. When testing, choose either TTL or IBM input levels.

Figure 2. SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ 25°C




NOTE: All power supplies and logic levels are shifted 2 volts positive.


**Figure 3 – DATA to OUTPUT**  
(Clock and Reset are low, Strobe is high)




**Figure 4 – STROBE to OUTPUT**  
(Data is high, Clock and Reset are low)



**Figure 5 – RESET to OUTPUT**  
(Data and Strobe are high)



**Figure 6 – CLOCK to OUTPUT**  
(Reset is low, Strobe is high)



3

**Figure 7 – TSET UP AND THOLD WAVEFORMS**

