

TYPES SN54110, SN74110 AND-GATED J-K MASTER-SLAVE FLIP-FLOPS WITH DATA LOCKOUT

REVISED DECEMBER 1983


- Package Options Include Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

The SN54110 and SN74110 are d-c coupled, variable-skew, J-K flips-flops which utilize TTL circuitry to obtain 25-MHz performance typically. They are termed "variable-skew" because they allow the maximum clock skew in a system to be a direct function of the clock pulse width. The J and K inputs are enabled only during a short period (20 nanoseconds maximum setup time plus 5 nanoseconds maximum hold time) on the rising edge of the clock pulse. After this, inputs may be changed while the clock is at high level without affecting the state of the master. On the threshold level of the falling edge of the clock pulse, the data stored in the master during the rising edge will be transferred to the output. The effective allowable clock skew then is minimum propagation delay time minus hold time, plus clock pulse width. This means that the system designer can set the maximum allowable clock skew needed by varying the clock pulse width. Thus system design is made easier and the requirements for sophisticated clock distribution systems are minimized or, in some cases, entirely eliminated. These flip-flops have an additional feature—the synchronous input has reduced sensitivity to data change while the clock is high because the data need be present for only a short period of time and the system's susceptibility to noise is thereby effectively reduced.


The SN54110/SN74110 has the same functional advantage as the SN5472/SN7472 in that three-input AND logic is provided for both the J and K data functions. Preset and clear inputs, which are completely independent of the state of the clock, are also provided. The SN54110 is characterized for operation over the full military temperature range of -55°C to 125°C ; the SN74110 is characterized for operation from 0°C to 70°C .

SN54110 . . . J OR W PACKAGE
SN74110 . . . J OR N PACKAGE
(TOP VIEW)



NC - No internal connection

logic symbol



Pin numbers shown are for J and N packages.

positive logic

$$J = J1 \cdot J2 \cdot J3$$

$$K = K1 \cdot K2 \cdot K3$$

FUNCTION TABLE

INPUTS					OUTPUTS	
PRE	CLR	CLK	J	K	Q	Q
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H†	H†
H	H	⌋	L	L	Q ₀	Q ₀
H	H	⌋	H	L	H	L
H	H	⌋	L	H	L	H
H	H	⌋	H	H	TOGGLE	

† This configuration is non-stable; that is, it will not persist when preset or clear return to their inactive (high) level.

3

TTL DEVICES

3-438

PRODUCTION DATA
This document contains information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS
INSTRUMENTS

POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

TYPES SN54110, SN74110 AND-GATED J-K MASTER-SLAVE FLIP-FLOPS WITH DATA LOCKOUT

recommended operating conditions

		SN54110			SN74110			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			0.8			0.8	V
I _{OH}	High-level output current			-0.8			-0.8	mA
I _{OL}	Low-level output current			16			16	mA
t _w	Pulse duration	CLK high or low		25	25		ns	
		PRE or CLR low		25	25			
t _{su}	Input setup time before CLK †			20	20		ns	
t _h	Input hold time-data after CLK †			5	5		ns	
T _A	Operating free-air temperature			-55	125		0 70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54110			SN74110			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
V _{IK}	V _{CC} = MIN, I _I = -12 mA	-1.5			-1.5			V
V _{OH}	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OH} = -0.8 mA	2.4	3.4		2.4	3.4		V
V _{OL}	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OL} = 16 mA		0.2	0.4		0.2	0.4	V
I _I	V _{CC} = MAX, V _I = 5.5 V	1			1			mA
I _{IH}	J, K or CLK	40			40			μA
	CLR or PRE	160			160			
	PRE	160			160			
I _{IL}	J, K or CLK	-1.6			-1.6			mA
	CLR*	-3.2			-3.2			
	PRE*	-3.2			-3.2			
I _{OS} ‡	V _{CC} = MAX	-20	-57		-18	-57	mA	
I _{CC}	V _{CC} = MAX, See Note 2	20	34		20	34	mA	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at V_{CC} = 5 V, T_A = 25°C.

§ Not more than one output should be shorted at a time.

* Clear is tested with preset high and preset is tested with clear high.

NOTE 2: With all outputs open, I_{CC} is measured with the Q and \bar{Q} outputs high in turn. At the time of measurement, the clock input is at 4.5 V.

switching characteristics, V_{CC} = 5 V, T_A = 25°C (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{max}				20	25		MHz
t _{PLH}	PRE or CLR	Q or \bar{Q}	R _L = 400 Ω, C _L = 15 pF	12	20	20	ns
t _{PHL}				18	25	ns	
t _{PLH}	CLK	Q or \bar{Q}		20	30	ns	
t _{PHL}				13	20	ns	

NOTE 3: See General Information Section for load circuits and voltage waveforms.

3

TTL DEVICES