# 54F/74F401

## CRC Generator/Checker

De Crition


le Redundancy Check (CRC) Generator/Checker provides an implementing the most widely used error detection lig al data handling systems. A 3-bit control input generator polynomials. The list of polynomials inselects one-of-each cludes CRC-16 and well as their reciprocals (reverse polynomials). Automatic ra cation is incorporated for polynomials of degree less than 16. Separa ndpreset inputs are provided for floppy disk and other applications. ror tput indicates whether or not a transmission error has occurred. col input inhibits feed-CQ back during check word transmission. The compatible with all TTL families.

- Eight Selectable Polynomials
- Error Indicator
- Separate Preset and Clear Controls
- Automatic Right Justification
- Fully Compatible with all TTL Logic Families
- 14-Pin Package
- 9401 Equivalent
- Typical Applications:

Floppy and Other Disk Storage Systems Digital Cassette and Cartridge Systems Data Communication Systems

Ordering Code: See Section 5


## **Logic Symbol**




### Input Loading/Fan-Out: See Section 3 for U.L. definitions

Pin Names	Description	<b>54F/74F(U.L.)</b> HIGH/LOW	
S <sub>0</sub> -S <sub>2</sub>	Polynomial Select Inputs	0.5/0.375	
D ั	Data Input	0.5/0.375	
CP	Clock Input (Operates on HIGH-to-LOW Transition)	0.5/0.375	
CWE	Check Word Enable Input	0.5/0.375	
P	Preset (Active LOW) Input	0.5/0.375	
MR	Master Reset (Active HIGH) Input	0.5/0.375	
Q	Data Output	25/12.5	
ER	Error Output	25/12.5	

#### **Connection Diagrams**




# Pin Assignment for DIP and SOIC



Pin Assignment for LCC and PCC

## **Block Diagram**



#### **Functional Description**

The 'F401 is a 16-bit programmable device which operates on serial data streams and provides a means of detecting transmission errors. Cyclic encoding and decoding schemes for error detection are based on polynomial manipulation in modulo arithmetic. For encoding, the data stream (message polynomial) is divided by a selected polynomial. This division results in a remainder which is appended to the message as check bits. For error checking, the bit stream containing both data and check bits is divided by the same selected polynomial. If there are no detectable errors, this division results in a zero remainder. Although it is possible to choose many generating polynomials of a given degree, standards exist that specify a small number of useful polynomials. The 'F401 implements the polynomials listed in Table 1 by applying the appropriate logic levels to the select pins S<sub>0</sub>, S<sub>1</sub> and S<sub>2</sub>.

The 'F401 consists of a 16-bit register, a Read Only Memory (ROM) and associated control circuitry as shown in the block diagram. The polynomial control code presented at inputs  $S_0$ ,  $S_1$  and  $S_2$  is decoded by the ROM, selecting the desired polynomial by establishing shift mode operation on the register with Exclusive OR gates at appropriate inputs. To generate the check bits, the data stream is entered via the Data inputs (D), using the HIGH-to-LOW transition of the Clock input  $(\overline{CP})$ . This data

is gated with the most significant output (Q) of the register, and controls the Exclusive OR gates (Figure 1). The Check Word Enable (CWE) must be held HIGH while the data is being entered. After the last data bit is entered, the CWE is brought LOW and the check bits are shifted out of the register and appended to the data bits using external gating (Figure 2).

To check an incoming message for errors, both the data and check bits are entered through the D input with the CWE input held HIGH. The 'F401 is not in the data path, but only monitors the message. The Error Output becomes valid after the last check bit has been entered into the 'F401 by a HIGH-to-LOW transition of  $\overline{CP}$ . If no detectable errors have occurred during the data transmission, the resultant internal register bits are all LOW and the Error Output (ER) is LOW. If a detectable error has occurred, ER is HIGH.

A HIGH on the Master Reset input (MR) asynchronously clears the register. A LOW on the Preset input  $(\overline{P})$  asynchronously sets the entire register if the control code inputs specify a 16-bit polynomial; in the case of 12 or 8-bit check polynomials only the most significant 12 or 8 register bits are set and the remaining bits are cleared.

Table 1

Select Code		de	Balumanial	Bomarko		
S <sub>2</sub>	S <sub>1</sub>	So	Polynomiał	Remarks		
L	L	L	X <sup>16</sup> + X <sup>15</sup> + X <sup>2</sup> + 1	CRC-16		
L	Ļ	Н	X <sup>16</sup> + X <sup>14</sup> + X + 1	CRC-16 REVERSE		
L	н	L	X <sup>16</sup> + X <sup>15</sup> + X <sup>13</sup> + X <sup>7</sup> + X <sup>4</sup> + X <sup>2</sup> + X <sup>1</sup> + 1			
L	н	н	X <sup>12</sup> + X <sup>11</sup> + X <sup>3</sup> + X <sup>2</sup> + X + 1	CRC-12		
Н	L	L	X <sup>8</sup> + X <sup>7</sup> + X <sup>5</sup> + X <sup>4</sup> + X + 1			
н	L	Н	X <sup>8</sup> + 1	LRC-8		
н	н	L	X <sup>16</sup> + X <sup>12</sup> + X <sup>5</sup> + 1	CRC-CCITT		
Н	Н	н	X <sup>16</sup> + X <sup>11</sup> + X <sup>4</sup> + 1	CRC-CCITT REVERSE		

Fig. 1 Equivalent Circuit for  $X^{16} + X^{15} + X^2 + 1$ 





Fig. 2 Check Word Generation



#### NOTES:

- 1. Check word Enable is HIGH while data is being clocked, LOW while transmission of
- check bits.

  2. 'F401 must be reset or preset before each computation.
- 3. CRC check bits are generated and appended to data bits.

# DC Characteristics over Operating Temperature Range (unless otherwise specified)

		54F/74F					
Symbol	Parameter	Min	Тур	Max	Units	Conditions	
I <sub>CC</sub>	Power Supply Current		70	110	mA	V <sub>CC</sub> = Max, Inputs Open	

## AC Characteristics: See Section 3 for waveforms and load configurations

Symbol		54F/74F	54F	74F	Units	Fig. No.
	Parameter	$T_A = +25$ °C $V_{CC} = +5.0$ V $C_L = 50$ pF	$T_A$ , $V_{CC} = Mil$ $C_L = 50 pF$	$T_A$ , $V_{CC} =$ $Com$ $C_L = 50 pF$		
		Min Typ Max	Min Max	Min Max		
f <sub>max</sub>	Maximum Clock Frequency	70			MHz	3-1
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CP to Q	15.0 15.0			ns	3-1 3-8
t <sub>PHL</sub>	Propagation Delay MR to Q	11.0			ns	3-1 3-11
t <sub>PLH</sub>	Propagation Delay P to ER	12.0			ns	3-1 3-11
t <sub>PLH</sub>	Propagation Delay P to Q	12.0			ns	3-1 3-11
t <sub>PHL</sub>	Propagation Delay MR to ER	15.0			ns	3-1 3-11
t <sub>PLH</sub>	Propagation Delay P to ER	15.0			ns	3-1 3-11
t <sub>PLH</sub>	Propagation Delay CP to ER	15.0 15.0			ns	3-1 3-8

# AC Operating Requirements: See Section 3 for waveforms

Units	Fig. No.
ns	3-6
ns	3-9
ns	3-8
ns	3-11
ns	3-11
ns	3-11
	ns ns ns