

HB56D232BS/SBS Series

2,097,152-Word x 32-Bit High Density Dynamic RAM Module

T-46-23-18

DESCRIPTION

The HB56D232BS/SBS is a 2M x 32 dynamic RAM module, mounted 16 pieces of 4 Mbit DRAM (HM514400AJ) sealed in SOJ package. An outline of the HB56D232BS/SBS is the 72-pin single in-line package. Therefore, the HB56D232BS/SBS makes high density mounting possible without surface mount technology. The HB56D232BS/SBS provides common data inputs and outputs. Decoupling capacitors are mounted beneath each SOJ.

FEATURES

- 72-pin Single In-line Package
 - Lead Pitch 1.27mm
- Single 5V (±5%) Supply
- High Speed
 - Access Time 60 ns/70 ns/80 ns/100 ns (max)
- Low Power Dissipation
 - Active Mode 4.83W/4.41/3.99W/3.57W (max)
 - Standby Mode 168 mW (max)
- Fast Page Mode Capability
- 1,024 Refresh Cycle (16 ms)
- 2 Variations of Refresh
 - RAS Only Refresh
 - CAS Before RAS Refresh
- TTL Compatible


ORDERING INFORMATION

Part No.	Access Time	Package	Contact Pad
HB56D232BS-6A	60 ns	72-pin SIP Socket Type	Gold
HB56D232BS-7A	70 ns		
HB56D232BS-8A	80 ns		
HB56D232BS-10A	100 ns		
HB56D232SBS-6A	60 ns	72-pin SIP Socket Type	Solder
HB56D232SBS-7A	70 ns		
HB56D232SBS-8A	80 ns		
HB56D232SBS-10A	100 ns		

PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₉	Address Input
A ₀ -A ₉	Refresh Address Input
DQ ₀ -DQ ₃₁	Data-in/Data-out
CAS ₀ -CAS ₃	Column Address Strobe
RAS ₀ -RAS ₂	Row Address Strobe
WE	Read/Write Enable
V _{CC}	Power Supply (+ 5V)
V _{SS}	Ground
PD1-PD4	Presence Detect Pin
NC	No Connection

PIN OUT



Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	V _{SS}	19	NC	37	NC	55	DQ ₁₁
2	DQ ₀	20	DQ ₄	38	NC	56	DQ ₂₇
3	DQ ₁₆	21	DQ ₂₀	39	V _{SS}	57	DQ ₁₂
4	DQ ₁	22	DQ ₅	40	CAS ₀	58	DQ ₂₈
5	DQ ₁₇	23	DQ ₂₁	41	CAS ₁	59	V _{CC}
6	DQ ₂	24	DQ ₆	42	CAS ₂	60	DQ ₂₉
7	DQ ₁₈	25	DQ ₂₂	43	CAS ₃	61	DQ ₁₃
8	DQ ₃	26	DQ ₇	44	RAS ₀	62	DQ ₃₀
9	DQ ₁₉	27	DQ ₂₃	45	RAS ₁	63	DQ ₁₄
10	V _{CC}	28	A ₇	46	NC	64	DQ ₃₁
11	NC	29	NC	47	WE	65	DQ ₁₅
12	A ₀	30	V _{CC}	48	NC	66	NC
13	A ₁	31	A ₈	49	DQ ₈	67	PD1
14	A ₂	32	A ₉	50	DQ ₂₄	68	PD2
15	A ₃	33	NC	51	DQ ₉	69	PD3
16	A ₄	34	RAS ₂	52	DQ ₂₅	70	PD4
17	A ₅	35	NC	53	DQ ₁₀	71	NC
18	A ₆	36	NC	54	DQ ₂₆	72	V _{SS}

PRESENCE DETECT PINOUT


Pin No.	Pin Name	HB56D232BS/SBS			
		-6A	-7A	-8A	-10A
67	PD1	NC	NC	NC	NC
68	PD2	NC	NC	NC	NC
69	PD3	NC	V _{SS}	NC	V _{SS}
70	PD4	NC	NC	V _{SS}	V _{SS}



■ BLOCK DIAGRAM

HITACHI/ LOGIC/ARRAYS/MEM

T-46-23-18



*D0-D15: HM514400AJ

0156-2





■ PHYSICAL OUTLINE

HITACHI/ LOGIC/ARRAYS/MEM

Unit: mm
inch


T-46-23-18



Detail A

60ns	70ns	80ns	100ns

Detail B



Note: Following the specification of the contact pads.

Part No.	Contact Pad
HB56D232BS-XX	Gold
HB56D232SBS-XX	Solder

0166-4



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit	
Voltage on Any Pin Relative to V_{SS}	(Input)	V_{in}	-1.0 to +7.0	V
	(Output)	V_{out}	-1.0 to +7.0	V
Supply Voltage Relative to V_{SS}	V_{CC}	-1.0 to +7.0	V	
Short Circuit Output Current	I_{out}	50	mA	
Power Dissipation	P_T	8	W	
Operating Temperature	T_{opr}	0 to +70	°C	
Storage Temperature	T_{stg}	-55 to +125	°C	

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_A = 0$ to +70°C)

HITACHI/ LOGIC/ARRAYS/MEM

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V_{SS}	0	0	0	V	
	V_{CC}	4.75	5.0	5.25	V	1
Input High Voltage	V_{IH}	2.4	—	5.5	V	1
Input Low Voltage	V_{IL}	-1.0	—	0.8	V	1

Note: 1. All voltage referenced to V_{SS} .

• DC Electrical Characteristics ($T_A = 0$ to +70°C, $V_{CC} = 5V \pm 5\%$, $V_{SS} = 0V$)

Parameter	Symbol	HB56D232BS/SBS								Unit	Test Condition	Note
		-6A		-7A		-8A		-10A				
		Min	Max	Min	Max	Min	Max	Min	Max			
Operating Current	I_{CC1}	—	920	—	840	—	760	—	680	mA	$t_{RC} = \text{Min}$	1, 2
Standby Current	I_{CC2}	—	32	—	32	—	32	—	32	mA	TTL Interface RAS, CAS = V_{IH} Dout = High-Z	
		—	16	—	16	—	16	—	16	mA	CMOS Interface RAS, CAS $\geq V_{CC} - 0.2V$ Dout = High-Z	
RAS Only Refresh Current	I_{CC3}	—	920	—	840	—	760	—	680	mA	$t_{RC} = \text{Min}$	2
Standby Current	I_{CC5}	—	80	—	80	—	80	—	80	mA	RAS = V_{IH} CAS = V_{IL} Dout = Enable	1
CAS Before RAS Refresh Current	I_{CC6}	—	920	—	840	—	760	—	680	mA	$t_{RC} = \text{Min}$	
Page Mode Current	I_{CC7}	—	920	—	840	—	760	—	680	mA	$t_{PC} = \text{Min}$	1, 3
Input Leakage Current	I_{LI}	-10	10	-10	10	-10	10	-10	10	μA	$0V \leq V_{in} \leq 7V$	
Output Leakage Current	I_{LO}	-10	10	-10	10	-10	10	-10	10	μA	$0V \leq V_{out} \leq 7V$, Dout = Disable	
Output High Voltage	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V	High $I_{out} = -5$ mA	
Output Low Voltage	V_{OL}	0	0.4	0	0.4	0	0.4	0	0.4	V	Low $I_{out} = 4.2$ mA	

- Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.
 2. Address can be changed less than three times while RAS = V_{IL} .
 3. Address can be changed ≤ 1 time while CAS = V_{IH} .



• Capacitance ($T_A = 25^\circ\text{C}$, $V_{CC} = 5V \pm 5\%$)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address)	C_{I1}	—	121	pF	1
Input Capacitance (\overline{WE})	C_{I2}	—	137	pF	1
Input Capacitance (\overline{RAS} , \overline{CAS})	C_{I3}	—	48	pF	1
Output Capacitance (DQ_0 – DQ_{31})	$C_{I/O}$	—	29	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. $\overline{CAS} = V_{IH}$ to disable D_{out} .

• AC Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 5\%$, $V_{SS} = 0V$)^{1, 12}
Read, Write and Refresh Cycle (Common Parameters)

HITACHI/ LOGIC/ARRAYS/MEM

Parameter	Symbol	HB56D232BS/SBS								Unit	Note
		-6A		-7A		-8A		-10A			
		Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	110	—	130	—	150	—	180	—	ns	
\overline{RAS} Precharge Time	t_{RP}	40	—	50	—	60	—	70	—	ns	
\overline{RAS} Pulse Width	t_{RAS}	60	10000	70	10000	80	10000	100	10000	ns	
\overline{CAS} Pulse Width	t_{CAS}	15	10000	20	10000	20	10000	25	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	10	—	10	—	10	—	15	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	15	—	15	—	15	—	20	—	ns	
\overline{RAS} to \overline{CAS} Delay Time	t_{RCD}	20	45	20	50	20	60	25	75	ns	8
\overline{RAS} to Column Address Delay Time	t_{RAD}	15	30	15	35	15	40	20	55	ns	9
\overline{RAS} Hold Time	t_{RSH}	15	—	20	—	20	—	25	—	ns	
\overline{CAS} Hold Time	t_{CSH}	60	—	70	—	80	—	100	—	ns	
\overline{CAS} to \overline{RAS} Precharge Time	t_{CRP}	10	—	10	—	10	—	10	—	ns	
Transition Time (Rise and Fall)	t_T	3	50	3	50	3	50	3	50	ns	7
Refresh Period	t_{REF}	—	16	—	16	—	16	—	16	ms	15



Read Cycle

Parameter	Symbol	HB56D232BS/SBS								Unit	Note
		-6A		-7A		-8A		-10A			
		Min	Max	Min	Max	Min	Max	Min	Max		
Access Time from RAS	t _{RAC}	—	60	—	70	—	80	—	100	ns	2, 3
Access Time from CAS	t _{CAC}	—	15	—	20	—	20	—	25	ns	3, 4
Access Time from Address	t _{AA}	—	30	—	35	—	40	—	45	ns	3, 5
Read Command Setup Time	t _{RCS}	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to CAS	t _{RCH}	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to RAS	t _{RCH}	0	—	0	—	0	—	0	—	ns	
Column Address to RAS Lead Time	t _{RAL}	30	—	35	—	40	—	55	—	ns	
Output Buffer Turn-off Time	t _{OFF}	0	15	0	20	0	20	0	25	ns	6

Write Cycle

HITACHI/ LOGIC/ARRAYS/MEM

Parameter	Symbol	HB56D232BS/SBS								Unit	Note
		-6A		-7A		-8A		-10A			
		Min	Max	Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t _{WCS}	0	—	0	—	0	—	0	—	ns	10
Write Command Hold Time	t _{WCH}	15	—	15	—	15	—	20	—	ns	
Write Command Pulse Width	t _{WP}	10	—	10	—	10	—	20	—	ns	
Data-in Setup Time	t _{DS}	0	—	0	—	0	—	0	—	ns	11
Data-in Hold Time	t _{DH}	15	—	15	—	15	—	20	—	ns	11



Refresh Cycle HITACHI/ LOGIC/ARRAYS/MEM

T-46-23-18

Parameter	Symbol	HB56D232BS/SBS								Unit	Note
		-6A		-7A		-8A		-10A			
		Min	Max	Min	Max	Min	Max	Min	Max		
CAS Setup Time (CAS Before RAS Refresh Cycle)	t _{CSR}	10	—	10	—	10	—	10	—	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t _{CHR}	10	—	10	—	10	—	10	—	ns	
RAS Precharge to CAS Hold Time	t _{RPC}	10	—	10	—	10	—	10	—	ns	

Fast Page Mode Cycle

Parameter	Symbol	HB56D232BS/SBS								Unit	Note
		-6A		-7A		-8A		-10A			
		Min	Max	Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t _{PC}	40	—	45	—	50	—	55	—	ns	
Fast Page Mode CAS Precharge Time	t _{CP}	10	—	10	—	10	—	10	—	ns	
Fast Page Mode RAS Pulse Width	t _{RASC}	—	100000	—	100000	—	100000	—	100000	ns	13
Access Time from CAS Precharge	t _{ACP}		35	—	40	—	45	—	50	ns	14
RAS Hold Time from CAS Precharge	t _{RHCP}	35	—	40	—	45	—	50	—	ns	


- Notes:
1. AC measurements assume $t_T = 5$ ns.
 2. Assumes that $t_{RCD} \leq t_{RCD}(\max)$ and $t_{RAD} \leq t_{RAD}(\max)$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 4. Assumes that $t_{RCD} \geq t_{RCD}(\max)$, $t_{RAD} \leq t_{RAD}(\max)$.
 5. Assumes that $t_{RCD} \leq t_{RCD}(\max)$, $t_{RAD} \geq t_{RAD}(\max)$.
 6. $t_{OFF}(\max)$ is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 7. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
 8. Operation with the $t_{RCD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met, $t_{RCD}(\max)$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
 9. Operation with the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met, $t_{RAD}(\max)$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled exclusively by t_{AA} .
 10. Early write cycle only ($t_{WCS} \geq t_{WCS}(\min)$).
 11. These parameters are referenced to CAS leading edge in an early write cycle.
 12. An initial pause of 100 μ s is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS clock such as RAS only refresh).
 13. t_{RASC} is determined by RAS pulse width in fast page mode cycles.
 14. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP} .
 15. t_{REF} is determined by 1,024 refresh cycles.



■ TIMING WAVEFORMS
• Read Cycle

HITACHI/ LOGIC/ARRAYS/MEM

T-46-23-18




0156-5



• Early Write Cycle

HITACHI/ LOGIC/ARRAYS/MEM

T-46-23-18




0156-6




• **RAS Only Refresh Cycle**


HITACHI/ LOGIC/ARRAYS/MEM

T-46-23-18



• **CAS Before RAS Refresh Cycle**






0196-9



• Fast Page Mode Early Write Cycle

HITACHI/ LOGIC/ARRAYS/MEM

T-46-23-18









0156-10



T-90-20

Unit: mm (inch) Scale 3/2







• Dual-in-line Plastic



• Dual-in-line Plastic

HITACHI/ LOGIC/ARRAYS/MEM

Unit: mm (inch) Scale 3/2




• Dual-in-line Plastic

HITACHI/ LOGIC/ARRAYS/MEM


Unit: mm (inch) Scale 3/2

T-90-20

• DP-28C



• DP-28N




• Zigzag-in-line Plastic


HITACHI/ LOGIC/ARRAYS/MEM

Unit: mm (inch) Scale 3/2

• ZP-20




• ZP-24




T-90-20

• ZP-28



• ZP-40




• Flat Package (J-bend Leads)

HITACHI/ LOGIC/ARRAYS/MEM


Unit: mm (inch) Scale 3/2

T-90-20


• CP-20D




• CP-20DA




• CP-24D



• CP-28D



• CP-40D



HITACHI

• TSOP (Thin Small Outline Packagrⁿ)


HITACHI/ LOGIC/ARRAYS/MEM

Unit: mm (inch) Scale 3/2


• TFP-20DA




• TFP-20DAR



T-90-20



• TTP-20D



• TTP-20DR

