



Mosaic
Semiconductor
Inc.

256K X 2 DRAM


MD2258TC-8/10/12
DRAFT
ADVANCE PRODUCT
INFORMATION

262,144 X 2 CMOS High Speed Dynamic RAM


Features

- Row Access Times of 80/100/120 nS
- 2:1 Improvement in Density over DIL
- 5 Volt Supply $\pm 10\%$
- Uses two LCC Dynamic RAMs
- Standard 18 pin footprint
- Static Column Read/Write/Read Modify Write
- 256 Refresh Cycles
- RAS only Refresh
- Hidden Refresh
- CAS before RAS Refresh
- Extended RAS active time to facilitate multiple accesses within a RAS
- Directly TTL Compatible

Pin Definition




Block Diagram



Pin Functions

- A0-A8 Address Inputs
- $\overline{\text{RAS}}$ Row Address Strobe
- $\overline{\text{CAS}}$ Column Address Strobe
- D_{IN0}-D_{IN1} Data In
- D_{OUT0}-D_{OUT1} Data Out
- $\overline{\text{WE}}$ Read/Write Input
- V_{CC} Power (+5V)

Package Details Dimensions in inches (mm).



Absolute Maximum Ratings

Voltage on any pin relative to V_{cc}	V_i	-1 to +7	V
Power Dissipation	P_t	2	W
Storage Temperature	T_{stg}	-55 to +125	°C
Short circuit output current	I_{sc}	50	mA

Recommended Operating Conditions

		<i>min</i>	<i>typ</i>	<i>max</i>	
Supply Voltage	V_{cc}	4.5	5.0	5.5	V
Input High Voltage	V_{ih}	2.4	-	$V_{cc}+1$	V
Input Low Voltage	V_{il}	-1.0	-	0.8	V
Operating Temperature	T_a	0	-	70	°C
	$T_{a,ind}$	-40	-	85	°C (MD2258 I)
	$T_{a,mil}$	-55	-	125	°C (MD2258M,MB)

DC Electrical Characteristics

Parameter	Symbol	Test Condition	-8		-10		-12		Unit
			<i>min</i>	<i>max</i>	<i>min</i>	<i>max</i>	<i>min</i>	<i>max</i>	
Operating Current	I_{cc1}	RAS, CAS Cycling: $t_{cp} = \text{min. (See Note 1)}$	-	140	-	120	-	100	mA
Vcc Power Supply Current (Active)	I_{cc2}	RAS, CAS $\leq V_i$ (max)	-	30	-	30	-	30	mA
Standby Current	I_{sb1}	All inputs stable at CMOS levels, RAS $\geq (V_{cc} - 0.4V)$	-	5	-	5	-	5	mA
	I_{sb2}	All inputs stable at TTL levels RAS $\geq 2.4V$	-	9	-	9	-	9	mA
	I_{sb3}	All inputs toggling between CMOS levels at 6.25MHZ, RAS $\geq (V_{cc} - 0.4V)$.	-	8	-	8	-	8	mA
	I_{sb4}	All inputs (except RAS) toggling between TTL levels at 6.25MHZ.	-	11	-	11	-	11	mA
Input Leakage	I_i	$0V \leq V_{ip} \leq 5.5V$, others = 0V	-20	20	-20	20	-20	20	μA
	I_{id}	Data inputs	-10	10	-10	10	-10	10	μA
Output Leakage	I_{ol}	Dout = HI-Z, $0V \leq V_{outs} \leq 5.5V$	-10	10	-10	10	-10	10	μA
Output Levels	V_{oh}	$I_{oh} = -5mA$	2.4	-	2.4	-	2.4	-	V
	V_{ol}	$I_{ol} = 5.0mA$	-	0.4	-	0.4	-	0.4	V

Note 1: I_{cc} depends on output loading condition when the device is selected, I_{cc} max. is specified at the output open condition.


Capacitance

Parameter		Symbol	<i>typ</i>	<i>max</i>	Unit	Notes
Input Capacitance:	Address	C_{in}	-	14	pF	1
	RAS, CAS, WE	C_{in}	-	20	pF	1
	Data In	C_{in}	-	14	pF	1
Output Capacitance:		C_o	-	14	pF	1,2


Notes: 1. Capacitance calculated, not measured.
2. CAS = V_{cc} to disable Dout.

Timing Waveforms


Read Cycle




Early-Write Cycle




CAS Before RAS Refresh



Late-Write/Read-Modify-Write Cycle




Write-Verify/Write-Read Cycle



(If Column Address 2=Column Address 1, Cycle is Write-Verify.)

RAS Only Refresh



Electrical Characteristics & Recommended AC Operating Conditions

Parameter	Symbol	-8		-10		-12		Unk	Note
		min	max	min	max	min	max		
Access Time from RAS	t_{RAO}	-	80	-	100	-	120	nS	
Access Time from CAS	t_{CAS}	-	13	-	25	-	30	nS	
Output Buffer Turn-off Delay	t_{OFF}	-	15	-	25	-	25	nS	1
Transition Time (Rise & Fall)	t_t	2	50	3	50	3	50	nS	5,8
Random Read or Write Cycle Time	t_{RC}	151	-	200	-	230	-	nS	
RAS Precharge Time	t_{RP}	65	-	90	-	100	-	nS	
RAS Pulse Width	t_{RAS}	80	10 ⁴	90	10 ⁴	100	10 ⁴	nS	
CAS Pulse Width (Read)	t_{CPW}	13	-	25	-	30	-	nS	
CAS Pulse Width (Write)	t_{CWP}	5	-	10	-	20	-	nS	
CAS Hold (Non-Refresh)	t_{CAH}	2	-	2	-	2	-	nS	
CAS to RAS Lead	t_{CRH}	20	-	25	-	30	-	nS	
CAS to RAS Set-up	t_{CRS}	2	-	2	-	2	-	nS	
Row Address Setup Time	t_{RAS}	2	-	2	-	2	-	nS	
Row Address Hold Time	t_{RAH}	2	-	15	-	15	-	nS	
Column Address Setup (Early W)	t_{CAS}	0	-	0	-	0	-	nS	3
Column Address Hold (Early W)	t_{CAHE}	8	-	10	-	15	-	nS	3
Early Write Setup	t_{WES}	0	-	0	-	0	-	nS	4
Write Command Pulse Width	t_{WP}	5	-	15	-	20	-	nS	
CAS to W Delay (Read/Mod/Write)	t_{OWD}	13	-	25	-	30	-	nS	4
Data In Hold Time (Early Write)	t_{DIE}	8	-	15	-	15	-	nS	
Read Command Setup Time	t_{RCS}	0	-	0	-	0	-	nS	
Read Command Hold Time referenced to CAS	t_{RCH}	0	-	5	-	10	-	nS	2
Read Command Hold Time referenced to RAS	t_{RPH}	0	-	0	-	0	-	nS	2
Refresh Period	t_{REF}	-	4	-	4	-	4	nS	
CAS to RAS Setup (Refresh)	t_{CRS}	2	-	20	-	25	-	nS	
CAS Hold Time (CAS before RAS Refresh)	t_{CHR}	2	-	20	-	25	-	nS	
Address Cycle	t_{AC}	46	-	50	-	60	-	nS	
Column Address Access	t_{CAA}	-	40	-	45	-	55	nS	
Output Hold	t_{OH}	5	-	5	-	5	-	nS	1
CAS Precharge	t_{CP}	5	-	20	-	25	-	nS	
CAS to Data (Write-Verify)	t_{CD}	-	60	-	65	-	70	nS	
Page Read/Write Cycle	t_{PC}	-	40	-	50	-	60	nS	
Output Turn-on Delay	t_{ON}	0	-	0	-	0	-	nS	
Data Setup	t_{DS}	0	-	0	-	0	-	nS	3
Address Hold Without Data Change	t_{AHW}	0	-	0	-	0	-	nS	
Column Address Hold (Write)	t_{CAWH}	45	-	80	-	90	-	nS	
CAS Hold (Early-Write)	t_{CEH}	45	-	80	-	95	-	nS	
Data Hold (Early-Write)	t_{DHE}	10	-	80	-	90	-	nS	
Write Command Hold (Ref. RAS)	t_{WCH}	45	-	80	-	95	-	nS	
RAS to W Delay (Read/Mod/Write)	t_{RWD}	80	-	100	-	120	-	nS	
W High to Data (Write-Verify)	t_{WHD}	-	13	-	15	-	20	nS	
Write Precharge	t_{WP}	5	-	5	-	5	-	nS	
Column Address Hold (Late Write)	t_{CAHL}	5	-	10	-	15	-	nS	3
Data-In Hold (Late-Write)	t_{DHL}	7	-	10	-	15	-	nS	3
Write-Read Cycle (Write-Verify)	t_{WC}	-	74	-	95	-	115	nS	
Write to RAS Lead	t_{RWL}	15	-	25	-	30	-	nS	

Notes:

1. These values define the time it takes to achieve the open circuit condition.
2. Either t_{OH} or t_{WH} must be satisfied for a Read cycle.
3. Address and data set-up and hold times referenced to CAS (t_{CAS} , t_{CAHE} , t_{CAH} , t_{CHR}) are restrictive parameters for Early-Write operations only. Address and data set-up times referenced to WE (t_{WE} , t_{WEH} , t_{WEV}) are restrictive parameters for Late-Write and Read-Modify-Write cycle operations only.
4. t_{OH} , t_{WH} and t_{WE} are restrictive operating parameters in Read-Write and Read-Modify Write cycles only. If t_{WH} is greater than or equal to t_{OH} (min.), the cycle is an Early-Write cycle and data will remain open circuit unless WE goes high while CAS and RAS are both low. If t_{WE} is greater than or equal to t_{OH} (min.), t_{WH} is greater than or equal to t_{WE} (min.) and t_{CA} is greater than or equal to t_{CA} (min.), the cycle is a Read-Write and the data output will contain data read from the selected cell. If neither of the above conditions is met, the condition of the data out is indeterminate at access time and remains so until either CAS or WE returns to V_{cc} .
5. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transit between V_{cc} and V_{ss} (or between V_{cc} and V_{cc}) in a monotonic manner. Transition time is measured between V_{cc} (max.) and V_{ss} (min.).
6. 3nS rise and fall times (t_t) are used for cycle time specifications.


Military Screening Procedure

Module Screening Flow for high reliability product is in accordance with MIL-STD-883C method 5004 Level B and is detailed below:

MB MODULE SCREENING FLOW		
SCREEN	TEST METHOD	LEVEL
Visual and Mechanical		
External visual	2017 Condition B (or manufacturers equivalent)	100%
Temperature cycle	1010 Condition C (10 Cycles, -65°C to +150°C)	100%
Burn-in		
Pre Burn-In Electrical	Per Applicable device Specifications at Ta = +25°C (optional)	100%
Burn-In	Method 1015, Condition D, Ta = +125°C	100%
Final Electrical Tests	Per applicable Device Specification	
Static (dc)	a) @ Ta=+25°C and power supply extremes b) @ temperature and power supply extremes	100%
Functional	a) @ Ta=+25°C and power supply extremes b) @ temperature and power supply extremes	100%
Switching (ac)	a) @ Ta=+25°C and power supply extremes b) @ temperature and power supply extremes	100%
Percent Defective Allowable (PDA)	Calculated at Post Burn-In at Ta=+25°C	10%
Quality Conformance	Per applicable Device Specification	Sample
External Visual	2009 Per HMP or customer specification	

Ordering Information

MD2258TCMB-80



Blank = Commercial Temp.
 I = Industrial Temp.
 M = Military Temp.
 MB = High Reliability MIL STD 883C Screening
 TC = Skinny DIP (0.3")

mosaic

Mosaic
Semiconductor
Inc.

The policy of the company is one of continuous development and while the information presented in this data sheet is believed to be accurate, no liability is assumed for any data contained within. The company reserves the right to make changes without notice at any time.