

MH5128AUNA-85L,-10L,-12L,-15L/ MH5128AUNA-85H,-10H,-12H,-15H

4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM

DESCRIPTION

The MH5128AUNA is a 4194304-bits CMOS static RAM module organized as 524288-words by 8-bits. It consists of four industry standard 128K × 8 static RAMs and one decoder.

The stand-by current is low enough for a battery back-up application. It is mounted a flat package on a 32-pin dual in line package.

FEATURES


Type name	Access time (max)	Power supply current	
		Active (max)	Stand-by (max)
MH5128AUNA-85L	85ns	102mA	200 μ A (V _{cc} = 3.0V)
MH5128AUNA-10L	100ns		
MH5128AUNA-12L	120ns		
MH5128AUNA-15L	150ns		
MH5128AUNA-85H	85ns	102mA	40 μ A (V _{cc} = 3.0V)
MH5128AUNA-10H	100ns		
MH5128AUNA-12H	120ns		
MH5128AUNA-15H	150ns		

- Single +5V power supply
- No clocks, no refresh
- Data-hold on +2V power supply
- Directly TTL compatible : All inputs and outputs
- Three-state outputs : OR-tie capability
- Simple memory expansion by \bar{S}
- \bar{OE} prevents data contention in the I/O bus
- Common data I/O
- Solder dipping contact

APPLICATION

Small capacity memory units

PIN CONFIGURATION (TOP VIEW) (Both side)



Outline 32N1C

MH5128AUNA

4194304-BIT

(524288-WORD BY 8-BIT) CMOS STATIC RAM

FUNCTION

The operation mode of the MH5128AUNA is determined by a combination of the device control inputs \bar{S} , \bar{W} and \bar{OE} . Each mode is summarized in the function table. (see next page)


A write cycle is executed whenever the low level \bar{W} overlaps with the low level \bar{S} . The address must be set up before the write cycle and must be stable during the entire cycle. The data is latched into a cell on the trailing edge of \bar{W} , \bar{S} , whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained. The output enable \bar{OE} directly controls the output stage. Setting the \bar{OE} at a high level, the output stage is in a high-impedance state, and the data bus contention problem in the write cycle is eliminated.

A read cycle is executed by setting \bar{W} at a high level and \bar{OE} at a low level while \bar{S} are in an active state.

When setting \bar{S} at a high level, the chip is in a non-selectable mode in which both reading and writing are disabled. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by \bar{S} . The power supply current is reduced as low as the stand-by current which is specified as I_{cc3} or I_{cc4} , and the memory data can be held +2V power supply, enabling battery back-up operation during power failure or power-down operation in the non-selected mode.

FUNCTION TABLE

\bar{S}	\bar{W}	\bar{OE}	Mode	DQ	I_{cc}
H	X	X	Non-selection	High-impedance	Stand-by
L	L	X	Write	D _{IN}	Active
L	H	L	Read	D _{OUT}	Active
L	H	H		High-impedance	Active



6249825 0026826 659

MH5128AUNA

4194304-BIT
(524288-WORD BY 8-BIT) CMOS STATIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage	With respect to GND	- 0.3 ~ 7	V
V _I	Input voltage		- 0.3~V _{CC} + 0.3	V
V _O	Output voltage		0~V _{CC}	V
P _d	Power dissipation	T _a = 25 °C	700	mW
T _{opr}	Operating temperature		0~70	°C
T _{stg}	Storage temperature		- 40~125	°C

RECOMMENDED OPERATING CONDITIONS (T_a = 0~70°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V _{CC}	Supply voltage	4.5	5	5.5	V
GND	Supply voltage		0		V
V _{IL}	Low input voltage	- 0.3		0.8	V
V _{IH}	High input voltage	2.2		V _{CC} +0.3	V

ELECTRICAL CHARACTERISTICS (T_a = 0~70°C, V_{CC} = 5V ± 10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{IH}	High-level input voltage		2.2		V _{CC} +0.3	V
V _{IL}	Low-level input voltage		- 0.3		0.8	V
V _{OH}	High-level output voltage	I _{OH} = - 1mA	2.4			V
V _{OL}	Low-level output voltage	I _{OL} = 2mA			0.4	V
I _I	Input leakage current	V _I = 0~V _{CC}			± 4	μA
I _O	Output current in off-state	$\bar{S} = V_{IH}$ or $\overline{OE} = V_{IH}$, V _{I/O} = 0~V _{CC}			± 4	μA
I _{CC1}	Active supply current (AC. MOS level)	$\bar{S} \leq 0.2V$, output open other input $\leq 0.2V$ or $\geq V_{CC} - 0.2V$ Min. cycle		59	97	mA
I _{CC2}	Active supply current (AC. TTL level)	$\bar{S} = V_{IL}$, output open other input = V _{IL} or V _{IH} Min. cycle		62	102	mA
I _{CC3}	Stand-by supply current	$\bar{S} \geq V_{CC} - 0.2V$, A ₁₇ , A ₁₈ $\leq 0.2V$ or $\geq V_{CC} - 0.2V$ other inputs = 0~V _{CC}	AUNA-L		400	μA
			AUNA-H	9	80	μA
I _{CC4}	Stand-by supply current	$\bar{S} = V_{IH}$, other inputs = 0~V _{CC}			12	mA
C _I	Input capacitance (T _a = 25 °C)	V _I = GND, V _I = 25mVrms, f = 1MHz			40	pF
C _O	Output capacitance (T _a = 25 °C)	V _O = GND, V _O = 25mVrms, f = 1MHz			40	pF

Note 1. Direction for current flowing into IC is indicated as positive (no mark).
2. Typical value is V_{CC} = 5V, T_a = 25°C.

MH5128AUNA

4194304-BIT

(524288-WORD BY 8-BIT) CMOS STATIC RAM

AC ELECTRICAL CHARACTERISTICS (Ta = 0~70°C, Vcc = 5V ± 10%, unless otherwise noted)

MEASUREMENT CONDITIONS

Input pulse levels.....V_{IH} = 2.4V, V_{IL} = 0.6V

Input rise and fall time.....5ns

Reference levels.....V_{OH} = V_{OL} = 1.5V

Transition is measured ± 500mV from steady state voltage.(for t_{en}, t_{dis})

Output loads Fig. 1, C_L = 100pF(-10L, -12L, -15L, -10H, -12H, -15H)

C_L = 30pF (-85L, -85H)

C_L = 5pF (for t_{en}, t_{dis})




Fig. 1 Output load

SWITCHING CHARACTERISTICS (Ta = 0~70°C, Vcc = 5V ± 10%, unless otherwise noted)

Read cycle

Symbol	Parameter	Limits												Unit
		MH5128AUNA-85			MH5128AUNA-10			MH5128AUNA-12			MH5128AUNA-15			
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
t _{CR}	Read cycle time	85			100			120			150			ns
t _{a(A)}	Address access time			85			100			120			150	ns
t _{a(S)}	Chip select access time			85			100			120			150	ns
t _{a(OE)}	Output enable access time			35			45			50			60	ns
t _{dis(S)}	Output disable time after \bar{S} high			40			45			50			55	ns
t _{dis(OE)}	Output disable time after \bar{OE} high			25			30			35			40	ns
t _{en(S)}	Output enable time after \bar{S} low	10			10			10			10			ns
t _{en(OE)}	Output enable time after \bar{OE} low	5			5			5			5			ns
t _{v(A)}	Data valid time after address change	5			5			5			5			ns

TIMING REQUIREMENTS (Ta = 0~70°C, Vcc = 5V ± 10%, unless otherwise noted)

Write cycle


Symbol	Parameter	Limits												Unit
		MH5128AUNA-85			MH5128AUNA-10			MH5128AUNA-12			MH5128AUNA-15			
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
t _{cw}	Write cycle time	85			100			120			150			ns
t _{w(W)}	Write pulse width	55			65			75			85			ns
t _{su(A)}	Address set up time	0			0			0			0			ns
t _{su(A-\bar{W}H)}	Address set up time with respect to \bar{W} high	80			90			100			125			ns
t _{su(S)}	Chip select set up time	80			90			100			125			ns
t _{su(D)}	Data set up time	30			35			40			45			ns
t _{h(D)}	Data hold time	0			0			0			0			ns
t _{rec(W)}	Write recovery time	0			0			0			0			ns
t _{dis(W)}	Output disable time after \bar{W} low			25			30			35			40	ns
t _{dis(OE)}	Output disable time after \bar{OE} high			25			30			35			40	ns
t _{en(W)}	Output enable time after \bar{W} high	5			5			5			5			ns
t _{en(OE)}	Output enable time after \bar{OE} low	5			5			5			5			ns

MH5128AUNA


4194304-BIT
(524288-WORD BY 8-BIT) CMOS STATIC RAM

TIMING DIAGRM

Read cycle




Write cycle (\bar{W} control)



MH5128AUNA

4194304-BIT
(524288-WORD BY 8-BIT) CMOS STATIC RAM

Write cycle (\bar{S} control)



- Note 3. Hatching indicates the state is don't care.
- 4. Writing is executed in overlap of \bar{S} and \bar{W} low.
- 5. If \bar{W} goes low simultaneously with or prior to \bar{S} , the output remains in the high-impedance state.
- 6. Don't active inverted phase signal externally when DQ pin is in output mode.

POWER DOWN CHARACTERISTICS

ELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$V_{CC(PD)}$	Power down supply voltage		2			V
$V_I(\bar{S})$	Chip select input \bar{S}	$2.2V \leq V_{CC(PD)}$	2.2			V
		$2V \leq V_{CC(PD)} \leq 2.2V$		$V_{CC(PD)}$		
$I_{CC(PD)}$	Power down supply current	$V_{CC} = 3V, A_{17}, A_{18} \leq 0.2V$ or $\geq V_{CC} - 0.2V$ Other inputs = $0 \sim V_{CC}$	UNA-L		200	μA
			UNA-H		40 (Note 7)	

Note 7. $I_{CC(PD)} = 9\mu\text{A}$ in case of $T_a = 25^\circ\text{C}$.

* When \bar{S} is at $2.2V(V_{IH \text{ min}})$ and supply voltage is at any level between $4.5V$ and $2.4V$, supply current is defined as I_{CC4} .

TIMING REQUIREMENTS ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{su(PD)}$	Power down setup time		0			ns
$t_{rec(PD)}$	Power down recovery time		5			ms

POWER DOWN CHARACTERISTICS

