



ADC-922

12-BIT, 3 μ s COMPLETE
A/D CONVERTER

Precision Monolithics Inc.

PRELIMINARY

FEATURES

- High Conversion Rate $\leq 3\mu$ s
- +5 and ± 12 to ± 15 V Operation
- Unipolar or Bipolar Inputs
- User Selectable Input Ranges
- On-Chip Clock
- High Accuracy 10.00V Reference
- Fast Bus Access Time 30ns

APPLICATIONS

- Digital Signal Processing
- Medical Diagnostics
- Avionics
- Process Control Equipment

GENERAL DESCRIPTION


The ADC-922 is a complete, 12-bit, high-speed analog-to-digital converter that includes a precision 10V reference, unipolar and bipolar inputs and an internal clock that can be overridden externally. Input ranges are 0 to +10 or 0 to +20, ± 10 , and ± 5 volts.

Separate CONVERT and OUTPUT ENABLE controls enable the user to access the data from the most recent conversion at any time. The CONVERT input can be synchronized with the clock to sample at precise intervals for DSP processing.


A 10.00V high-performance reference that is trimmed for voltage and temperature drift allows the designer to build high accuracy systems without the need for an external reference. The reference can be externally adjusted and has a tempo of only 5ppm/ $^{\circ}$ C. A reference output is available so that several ADCs or DACs can be used in the same system and maintain tracking.

Designed in a low voltage bipolar process for improved radiation hardness and operating from ± 12 to ± 15 and +5V supplies, the ADC-922 dissipates less than 750mW.

PIN CONNECTIONS



FUNCTIONAL DIAGRAM



This preliminary product information is based on proposed specifications. Final specifications may vary. Please contact local sales office or factory for final data sheet.

ORDERING INFORMATION[†]

INL (LSB)	MILITARY* TEMPERATURE -55°C TO +125°C	EXTENDED INDUSTRIAL TEMPERATURE -40°C TO +85°C
±1/2	ADC922AT ^{††}	ADC922ET ^{††}
±1	ADC922BT ^{††}	ADC922FT ^{††}
±1	ADC922BTC ^{††}	

* For devices processed in total compliance to MIL-STD-883, add /883 after the part number. Consult factory for 883 data sheet.

[†] Burn-in is available on extended industrial temperature range parts in CerDIP and plastic DIP packages. For ordering information, see PMI's Data Book.

^{††} For availability and burn-in information, contact your local sales office.

ABSOLUTE MAXIMUM RATINGS ($T_A = +25^\circ\text{C}$ unless otherwise noted)

V_{CC} to AGND	-0.3V, +18.0V
V_{EE} to AGND	-0.3V, +18.0V
V_{LOGIC} to DGND	-0.3V, +7.0V
V_{IN1} or V_{IN2} to AGND	±25V
Digital Input Voltage to DGND	-0.3V, $V_{LOGIC} + 0.3V$
Digital Output Voltage to DGND	-0.3V, +7.0V

AGND to DGND	±800mV
Operating Temperature Range	
ET, FT	-40°C to +85°C
AT, BT	-55°C to +125°C
Junction Temperature	+150°C
Storage Temperature	-65°C to +150°C
Power Dissipation	1000mW
Lead Temperature (Soldering, 60 sec)	+300°C

PACKAGE TYPE	θ_{JA} (Note 1)	θ_{JC}	UNITS
28-Pin Hermetic DIP (Z)	50	7	°C/W

NOTE:

1. θ_{JA} is specified for worst case mounting conditions, i.e., θ_{JA} is specified for device in socket for CerDIP package.

CAUTION:

- Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to above maximum rating conditions for extended periods may affect device reliability.
- Do not apply voltages higher than V_{DD} or less than V_{EE} potential on any terminal except V_{REF} .
- The digital inputs are zener protected; however, permanent damage may occur on unprotected units from high-energy electrostatic fields. Keep units in conductive foam at all times until ready to use. Use proper antistatic handling procedures.
- Remove power before inserting or removing units from their sockets.

ELECTRICAL CHARACTERISTICS at +12V $\leq V_{CC} \leq 15V \pm 5\%$, $-15V \leq V_{EE} \leq -12V$, $V_{LOGIC} = +5V$, $-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$, unless otherwise noted.

PARAMETER	SYMBOL	CONDITIONS	ADC-922			UNITS
			MIN	TYP	MAX	
Integral Linearity "A"	INL		-	-	±1/2	LSB
Differential Linearity "A"	DNL		-	-	±1/2	LSB
Integral Linearity "B"	INL		-	-	±1	LSB
Differential Linearity "B"	DNL		-	-	±0.9	LSB
Unipolar Offset Error			-	-	1	LSB
Gain Error			-	0.25	-	%FS
Input Resistance	R_{IN}	$V_{IN1}, V_{IN2}, \text{BIP OFF}$	-	-	5	k Ω
Reference Output Voltage	V_{REF}		-	10.00	-	V
Reference Output Current	I_{REF}		-	5	-	mA
Reference Tempco			-	10	-	ppm/°C
Power Supply Rejection Ratio	PSRR		-70	-	-	dB
Oscillator Frequency	f_{OSC}		-	16	-	MHz
Conversion Time	T_C		-	2	-	μ s
Logic Input High Voltage	V_{INH}	$T_A = +25^\circ\text{C}$	-	-	2.0	V
Logic Input Low Voltage	V_{INL}	$T_A = +25^\circ\text{C}$	0.8	-	-	V
Logic Output High Voltage	V_{OH}	$T_A = +25^\circ\text{C}$	2.4	-	-	V
Logic Output Low Voltage	V_{OL}	$T_A = +25^\circ\text{C}$	-	-	0.45	V

ELECTRICAL CHARACTERISTICS at $+12V \leq V_{CC} \leq 15V \pm 5\%$, $-15V \leq V_{EE} \leq -12V$, $V_{LOGIC} = +5V$, $-40^\circ C \leq T_A \leq +85^\circ C$, unless otherwise noted. *Continued*

PARAMETER	SYMBOL	CONDITIONS	ADC-922			UNITS
			MIN	TYP	MAX	
Positive Supply Current	I_{CC}	$V_{CC} = +16.5V$	-	-	13	mA
Negative Supply Current	I_{EE}	$V_{EE} = -16.5V$	-	-	22	mA
Logic Supply Current	I_{LOGIC}	$V_{LOGIC} = +5.5V$	-	-	45	mA
Power Dissipation	P_d		-	-	750	mW


TIMING CHARACTERISTICS (Note 1)


Output Rise Time	t_r	$Z_L = 50pF$	-	10	-	ns
Output Fall Time	t_f	$Z_L = 50pF$	-	10	-	ns
Release to High Z	t_z	$Z_L = 500\Omega$ to $+2.5V$	-	10	-	ns
Access Time	t_1		-	-	-	ns
Clock Width High	t_2		-	-	-	ns
Clock Width Low	t_3		-	-	-	ns
Output Enable Pulse Width	t_4		-	-	-	ns
Data Hold Time	t_5		-	-	-	ns
Output Enable to Data Ready	t_6		-	-	-	ns
Output Enable to Data	t_7		-	-	-	ns

NOTE:

- All input control signals are specified with $t_r = t_f = 5ns$ (10% to 90% of +5V) and timed from a voltage level of 1.6V.

BURN-IN CIRCUIT "PROPOSED"



DICE CHARACTERISTICS


DIE SIZE 0.168 x 0.172 inch, 28,896 sq. mils
(4.267 x 4.369 mm, 18.64 sq. mm)

- | | |
|----------------------|----------------------------|
| 1. OE | 15. DB ₁₁ (MSB) |
| 2. OE | 16. DB ₁₀ |
| 3. CLOCK | 17. DB ₉ |
| 4. V _{CC} | 18. DB ₈ |
| 5. REF ADJ | 19. DB ₇ |
| 6. V _{REF} | 20. DB ₆ |
| 7. AGND | 21. DGND |
| 8. REF BYP | 22. V _{LOGIC} |
| 9. BIP OFF | 23. DB ₅ |
| 10. V _{IN1} | 24. DB ₄ |
| 11. V _{IN2} | 25. DB ₃ |
| 12. V _{EE} | 26. DB ₂ |
| 13. DATA RDY | 27. DB ₁ |
| 14. CONVERT | 28. DB ₀ (LSB) |

For additional DICE ordering information, refer to PMI's Data Book, Section 2.

WAFER TEST LIMITS at V_{CC} = +15V, V_{EE} = -15V, V_{LOGIC} = +5V, V_{REF} = +10V, A_{IN} = 0V to +10V and T_A = +25°C, unless otherwise noted.

PARAMETER	SYMBOL	CONDITIONS	ADC-922G	
			LIMITS	UNITS
Integral Nonlinearity	INL		±1	LSB Max
Differential Nonlinearity	DNL		±1	LSB Max
Offset Error	V _{ZSE}	Guaranteed by Design	±1	LSB Max
Gain Error	G _{FSE}		±1	LSB Max
Input Resistance	R _{IN}	V _{IN1} , V _{IN2} , BIP OFF	3.5/5	kΩ Min/Max
Logic Input High Voltage	V _{INH}		-	V Min
Logic Input Low Voltage	V _{INL}		-	V Max
Logic Input Current	I _{IN}		-	μA Max
Logic Output High Voltage	V _{OH}		-	V Min
Logic Output Low Voltage	V _{OL}		-	V Max
Positive Supply Current	I _{CC}		-	mA Max
Negative Supply Current	I _{EE}		-	mA Max
Logic Supply Current	I _{LOGIC}		-	mA Max

NOTE:

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualifications through sample lot assembly and testing.

PIN DESCRIPTIONS

CLOCK: MULTIFUNCTION CLOCK INPUT/OUTPUT

This pin is connected to the internal clock oscillator. If left unconnected, the ADC internal clock will oscillate at a rate near the maximum speed. A small capacitor (internal capacitance is 10pF) connected here will slow the internal oscillator. The oscillator output voltages peaks are at about +1 and +2V, and therefore may be overridden by an externally supplied clock with standard TTL logic levels. The internal oscillator has very little drive capability, and must be amplified by a comparator if the user wishes to extract it for other uses in the system.

The clock frequency is divided by two, within a special glitch lockout circuit. This circuit immediately halts SAR operation when the outputs are enabled. The SAR operation does not resume until a short delay after outputs have been disabled. By providing the glitch lockout, the ADC-922 functional operation permits outputs to be read at any time, even if a conversion is in progress. Switching noise from the outputs will not disturb the conversion accuracy, nor will the SAR attempt to transfer data to the output registers at the time they are actually being read.

OE, $\overline{\text{OE}}$: CHIP SELECTS

These inputs are TTL/CMOS compatible controlling the 3-state output with OE being active "High" and $\overline{\text{OE}}$ active "Low." The CS₁ input has an internal pull-up for users who do not use the select function. Both inputs must be active to enable the output. Note that this will also stop the clock.

V_{CC}: POSITIVE SUPPLY VOLTAGE

Positive supply for analog portions of the converter. This supply can be from +12 to +15V.

REF BYP: COMPENSATION

Capacitor connection for reference bias voltage stabilization. Recommended value is 10 μ F with 0.1 μ F connected as near to the pins as possible. Note: The voltage on this pin is approximately -11.8V. Be sure that the reference bypass capacitor polarity is correct.

REF ADJ: REFERENCE ADJUST

The internal reference is trimmed by connecting the REF ADJ pin to the tap of a 10k Ω potentiometer that is connected between the REF pin and analog ground (AGND). The adjustment is then accomplished by placing the desired full-scale voltage minus two LSBs, on the input and checking for the code change at codes 4094 to 4095.

BIP OFF: BIPOLAR OFFSET INPUT

This input is connected through a laser-trimmed, 4.995k Ω resistor to the summing node. The value of this resistor is trimmed to be slightly less than the resistors at V_{IN1} or V_{IN2} so that offset trimming is easily accomplished. (For more information, see section on bipolar input operation.)

V_{IN1}, V_{IN2}: ANALOG INPUTS

Connections to the summing node through identical laser-trimmed resistors with values of 5k Ω .

AGND: ANALOG GROUND

Internally, this pin connects to the reference, DAC, bias amplifier and comparator. Because the DAC switches current, this pin sees substantial current changes during the conversion cycle. For this reason, a good low impedance ground connected to this pin is essential to proper ADC operation.

V_{EE}: NEGATIVE SUPPLY

Negative supply for analog portions of the converter. This supply can be from -12 to -15V.

DATA RDY: CONVERSION COMPLETE SIGNAL

An active "Low" TTL/CMOS compatible digital output that signals new data available in the output register. DATA RDY goes "Low" following the rising clock edge which defines the start of cycle T₁₃. DATA RDY is reset to "High" following the negative edge of OE. This input can be asynchronous with respect to CLOCK.

If the data is not read prior to the completion of another conversion, the data in the output register will be overwritten with the newest data.

CONVERT: RESET DATA RDY AND BEGIN CONVERSION

This is a TTL/CMOS compatible input. This input has hysteresis with 1 and 2V levels. Internally, there is a 30k Ω pull-up resistor so that leaving this pin unconnected will result in a logic "High" at this input.

A logic "High" on this input sets the conversion status latch and a new conversion will begin and continue until complete. Once the conversion status latch is set, the CONVERT input has no effect.

The conversion status latch is cleared during the reset cycle which follows data transfer, after conversion. SAR activity then stops until a new conversion is started by a logic "High" at CONVERT. This may occur at any time, subject only to minimum pulse width requirements.

Leaving the CONVERT input unconnected will result in continuous conversion.

DB₀ THROUGH DB₁₁: DIGITAL OUTPUTS

These are TTL/CMOS compatible 3-state digital outputs. DB₀ is the Least Significant Bit and DB₁₁ is the Most Significant Bit.

V_{LOGIC}: +5 V SUPPLY

The power supply for the digital logic and output portions of the converter. Should be bypassed to DGND.

DGND: DIGITAL SUPPLY GROUND

High-speed converters have high-speed clocks and switches that put heavy demands on the references. For the optimum performance, the ADC reference must be adequately bypassed. This will require a large electrolytic capacitor in parallel with a small ceramic capacitor. Best results will be obtained when the ADC is soldered into the board and a chip capacitor is mounted next to the REF BYP pin.

An external reference can be connected to the REF pin to set the full scale from an external reference (see Figure 3). In order to connect an external reference, the REF ADJ pin must be connected to V_{CC} to disable the internal reference.




FIGURE 3: Using an External Reference

The REF pin can also be used as an output to provide a single reference for other ADCs or DACs in the system. Reference output current is limited to 5mA, so for loads greater than this, the output should be buffered. Care must be taken during power-up to avoid stressing this output.

INPUT RANGES

A wide variety of input ranges are easily configured with the ADC-922 because of the applications resistors that are available on-chip. By using these internal resistors rather than external resistors required by many other A/D converters, excellent temperature performance is possible. For this reason, it is recommended that the internal resistors be used whenever possible. Note that the internal input resistors are slightly less than 5k Ω , so be sure that the source resistance driving each of these pins has a low enough source impedance to prevent a DC error source.

Standard input ranges that can be configured without additional components are 0 to +10V, -10 to +10V, -5 to +5V and 0 to +20V. These ranges will be modified by the use of an external reference that is not set to 10V. Figures 4a through 4d show the connections for these inputs ranges.




FIGURE 4a: Unipolar 10V Input




FIGURE 4b: Bipolar \pm 10V Input




FIGURE 4c: Bipolar \pm 5V Input




FIGURE 4d: Unipolar +20V Input

ANALOG INPUTS

The ADC-922 is a very high-speed converter with the inputs going through 5k Ω resistors (these can be paralleled in some applications for 2.5k Ω) to an internal comparator. This comparator is clamped by diodes so that the swing at this node is limited to $\pm V_{BE}$. The DAC output connected to this node can sink up to 4mA when the MSB switches causing large current spikes at the input pins to the ADC-922. For this reason, the input to the ADC should be driven by a wide bandwidth amplifier with low output resistance for high-speed performance. PMI's OP-64 is an excellent device for this application.

CONVERSION MODES

Three conversion modes are available: continuous conversion, externally triggered conversion, and single shot. To continuously convert, the CONVERT input is left unconnected forcing, by means of an internal pull-up resistor, an active "High" at this input. This forces the converter to go directly from cycle T_0 to T_1 without repeating the T_0 cycle. Thus, after the result of a conversion has been transferred to the output register, the ADC-922 automatically proceeds to a new conversion, whether or not the outputs have been read. Output register data will remain valid until the register is again updated during the following $T_{1,2}$ cycle.

Single shot operation is achieved by connecting the $\overline{\text{DATA RDY}}$ output to the CONVERT input. When the results of the conversion are transferred to the output register, the $\overline{\text{DATA RDY}} = \text{"Low"}$ and this prevents a new conversion from starting by bringing CONVERT "Low" (remember the conversion is initiated by a rising edge on the CONVERT input). By reading the data by taking Output Enable "True," the $\overline{\text{DATA RDY}}$ will be reset to "High" and a new conversion will be allowed to begin. The read signal now becomes not only the output enable, but also the start conversion command.

To externally trigger a conversion, the CONVERT input may be independently controlled by an address decoder, using a processor "WRITE" command to create a pulse. Or, CONVERT may be made entirely independent of the processor by deriving CONVERT from an external asynchronous event. In this case, the ADC-922 $\overline{\text{DATA RDY}}$ signal may be used as part of a handshake operation with the external hardware.

READ OPERATION

The read operation is controlled by the inputs OE and $\overline{\text{OE}}$. They are asynchronous with respect to the CLOCK conversion signal. Data may be read at any time, including during a conversion allowing easy asynchronous interface with microprocessors. $\overline{\text{DATA RDY}}$ need not be active to access data, though if it is active, it will be reset to "High."

The asynchronous read operation of the ADC-922 is accomplished by stopping the convert CLOCK internally until the data "READ" is completed by bringing either OE or $\overline{\text{OE}}$ inactive. This operation is transparent to the user. If a track-and-hold is used, the timing must take this into account.

DIGITAL OUTPUTS

The ADC-922 is a high-performance converter designed to interface to the fastest processors available. Its access time is less than 30ns and its outputs are capable of driving 120pF loads at full speed. However, driving heavy loads requires large currents from the +5V power supply. In order to keep the required supply voltages on the supply lines, good supply bypassing techniques (Figure 5) must be followed.




FIGURE 5: Supply Connections and Bypassing




FIGURE 6: Conversion Start Timing Diagram




FIGURE 7: Conversion Halt Timing Diagram




FIGURE 8: Read Timing Diagram