


CD54/74HC583
CD54/74HC583

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

The RCA-CD54/74HC583 and CD54/74HCT583 are binary-coded-decimal (BCD) full adders that add two 4-bit BCD numbers and generate a carry-out bit if the sum exceeds 9.

The CD54HC/HCT583 are supplied in 16-lead hermetic dual-in-line frit seal ceramic packages (F suffix). The CD74HC/HCT583 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).


4-Bit BCD Full Adder With Fast Carry

Type Features:

- Adds two decimal numbers
- Full internal lookahead
- Fast ripple carry for economical expansion

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to +85° C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} , @ $V_{CC} = 5 V$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 V$ Max., $V_{IH} = 2 V$ Min.
CMOS Input Compatibility
 $I_i \leq 1 \mu A$ @ V_{OL}, V_{OH}



TERMINAL ASSIGNMENT

CD54/74HC583 CD54/74HC583




Fig. 1 - Logic diagram.

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{cc}):

(Voltages referenced to ground)	-0.5 to +7 V
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{cc} + 0.5$ V)	± 20 mA
DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{cc} + 0.5$ V)	± 20 mA
DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{cc} + 0.5$ V)	± 25 mA
DC V_{cc} OR GROUND CURRENT (I_{cc})	± 50 mA

POWER DISSIPATION PER PACKAGE (P_D):

For $T_A = -40$ to $+80^\circ$ C (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ$ C (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -55$ to $+100^\circ$ C (PACKAGE TYPE F, H)	500 mW
For $T_A = +100$ to $+125^\circ$ C (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ$ C to 300 mW
For $T_A = -40$ to $+70^\circ$ C (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ$ C (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ$ C to 70 mW

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE F, H	-55 to $+125^\circ$ C
PACKAGE TYPE E, M	-40 to $+85^\circ$ C

STORAGE TEMPERATURE (T_{stg}):

	-65 to $+150^\circ$ C
--	-----------------------

LEAD TEMPERATURE (DURING SOLDERING):

At distance 1/16 \pm 1/32 in. (1.59 \pm 0.79 mm) from case for 10 s max.	$+265^\circ$ C
Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm)	
with solder contacting lead tips only	$+300^\circ$ C

CD54/74HC583

CD54/74HC583

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T_A = Full Package-Temperature Range) V_{CC} .* CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V_i, V_o	0	V_{CC}	V
Operating Temperature T_A : CD74 Types	-40	+85	°C
CD54 Types	-55	+125	°C
Input Rise and Fall Times, t_r, t_f at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

*Unless otherwise specified, all voltages are referenced to Ground.

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC583/CD54HC583										CD74HCT583/CD54HCT583								UNITS			
	TEST CONDITIONS		74HC/54HC TYPES			74HC TYPES		54HC TYPES			TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPES		54HCT TYPES				
	V_i V	I_o mA	V_{CC} V	+25°C			-40/ +85°C		-55/ +125°C			V_i V	V_{CC} V	+25°C			-40/ +85°C			-55/ +125°C		
				Min	Typ	Max	Min	Max	Min	Max	Min			Max	Min	Typ	Max	Min		Max	Min	Max
High-Level Input Voltage V_{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5	2	—	—	2	—	2	—	V		
			4.5	3.15	—	—	3.15	—	3.15	—	—	to	—	—	—	—	—	—	—			
			6	4.2	—	—	4.2	—	4.2	—	—	5.5	—	—	—	—	—	—				
Low-Level Input Voltage V_{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5	—	—	0.8	—	0.8	—	0.8	V		
			4.5	—	—	1.35	—	1.35	—	1.35	—	to	—	—	—	—	—	—	—			
			6	—	—	1.8	—	1.8	—	1.8	—	5.5	—	—	—	—	—	—	—			
High-Level Output Voltage V_{OH}	V_{IL} or V_{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V_{IL} or V_{IH}	4.5	4.4	—	—	4.4	—	4.4	—	V		
CMOS Loads			4.5	4.4	—	—	4.4	—	4.4	—												
			6	5.9	—	—	5.9	—	5.9	—												
TTL Loads	V_{L} or V_{IH}	-4 -5.2	4.5	3.98	—	—	3.84	—	3.7	—	V_{IL} or V_{IH}	4.5	3.98	—	—	3.84	—	3.7	—	V		
Low-Level Output Voltage V_{OL}	V_{IL} or V_{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	V_{IL} or V_{IH}	4.5	—	—	0.1	—	0.1	—	0.1	V		
CMOS Loads			4.5	—	—	0.1	—	0.1	—	0.1												
			6	—	—	0.1	—	0.1	—	0.1												
TTL Loads	V_{IL} or V_{IH}	4 5.2	4.5	—	—	0.26	—	0.33	—	0.4	V_{IL} or V_{IH}	4.5	—	—	0.26	—	0.33	—	0.4	V		
Input Leakage Current I_i	V_{CC} or Gnd		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V_{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	µA		
Quiescent Device Current I_{CC}	V_{CC} or Gnd	0	6	—	—	8	—	80	—	160	V_{CC} or Gnd	5.5	—	—	8	—	80	—	160	µA		
Additional Quiescent Device Current per input pin: 1 unit load ΔI_{CC} *											V_{CC} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	µA		

*For dual-supply systems theoretical worst case ($V_i = 2.4$ V, $V_{CC} = 5.5$ V) specification is 1.8 mA.

CD54/74HC583
CD54/74HC583

HCT INPUT LOADING TABLE

INPUT	UNIT LOADS *
All	1.5

* Unit Load is ΔI_{cc} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

SWITCHING CHARACTERISTICS (V_{CC} = 5 V, T_A = 25°C, Input t_r = 6 ns)

CHARACTERISTIC	C _L (pF)	TYPICAL VALUES		UNITS	
		HC	HCT		
Propagation Delay, C _n to S _n	t _{PHL} , t _{PLH}	15	24	ns	
A _n or B _n to S _n	t _{PHL} , t _{PLH}	15	23		
C _n to C _n + 4	t _{PHL} , t _{PLH}	15	15		
A _n or B _n to C _n + 4	t _{PHL} , t _{PLH}	15	16		
Power Dissipation Capacitance *	C _{PD}	—	50	54	pF

*CPD is used to determine the dynamic power consumption, per package


$P_D = V_{CC}^2 f_i (C_{PD} + C_L)$ where: f_i = input frequency
C_L = output load capacitance
V_{CC} = supply voltage

SWITCHING CHARACTERISTICS (C_L = 50 pF, Input t_r = 6 ns)

CHARACTERISTIC	TEST CONDITIONS	LIMITS										UNITS			
		25°C				-40°C to +85°C				-55°C to +125°C					
		HC		HCT		74HC		74HCT		54HC			54HCT		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		Min.	Max.	
Propagation Delay, t _{PLH}	2	—	290	—	—	—	365	—	—	—	435	—	—	ns	
	t _{PHL}	4.5	—	58	—	58	—	73	—	73	—	87	—		87
	C _n to S _n	6	—	49	—	—	—	62	—	—	—	74	—		—
A _n or B _n to S _n	t _{PLH}	2	—	280	—	—	—	350	—	—	—	420	—		—
	t _{PHL}	4.5	—	56	—	68	—	70	—	85	—	84	—		102
		6	—	48	—	—	—	60	—	—	—	71	—		—
C _n to C _n + 4	t _{PLH}	2	—	180	—	—	—	225	—	—	—	270	—		—
	t _{PHL}	4.5	—	36	—	42	—	45	—	53	—	54	—		63
		6	—	31	—	—	—	38	—	—	—	46	—		—
A _n or B _n to C _n + 4	t _{PLH}	2	—	195	—	—	—	245	—	—	—	295	—		—
	t _{PHL}	4.5	—	39	—	51	—	49	—	64	—	59	—		77
		6	—	33	—	—	—	42	—	—	—	50	—		—
Transition Time	t _{TLH}	2	—	75	—	—	—	95	—	—	—	110	—	—	
	t _{THL}	4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance	C _i		—	10	—	10	—	10	—	10	—	10	—	10	pF

CD54/74HC583

CD54/74HC583



92CS-3694BR

	54/74HC	54/74HCT
Input Level	V_{CC}	3 V
Switching Voltage, V_S	50% V_{CC}	1.3 V

Fig. 2 - Transition and propagation delay times.

Application

In an application where a binary number whose decimal value is greater than 9 is to be added to a BCD number (0-9), this device can be used to convert the binary number to a BCD number and a carry. The resultant BCD + carry can

then be added to the other BCD operand to complete the operation. The conversion from binary to BCD is accomplished by adding the binary number to BCD "0" (binary number on A0-A3 and 0000 on B0-B3).