

MH12908TNA-85,-10,-12,-15/ MH12908TNA-85H,-10H,-12H,-15H

1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM

the set-up and hold time relative to these edge to be maintained. The Output enable input \overline{OE} directly controls the output stage. Setting the \overline{OE} at a high level, the output stage is in a high-impedance state, and the data bus contention problem in the write cycle is eliminated.

A read cycle is executed by setting \overline{W} at a high level and \overline{OE} at a low level while $\overline{S1}$ and $S2$ are in an active state ($\overline{S1} = L, S2 = H$)

When setting $\overline{S1}$ at a high level or $S2$ at a low level, the chip is in a non-selectable mode in which both reading and writing are disabled. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by $\overline{S1}$ and $S2$. The power supply current is reduced as low as the stand-by current which is specified

as I_{CC3} or I_{CC4} , and the memory data can be held at +2V power supply, enabling battery back-up operation during power failure or power-down operation in the non-selected mode.

FUNCTION TABLE

$\overline{S1}$	$S2$	\overline{W}	\overline{OE}	Mode	DQ	I_{CC}
X	L	X	X	Non selection	High-impedance	Stand-by
H	X	X	X	Non selection	High-impedance	Stand-by
L	H	L	X	Write	DIN	Active
L	H	H	L	Read	DOU	Active
L	H	H	H		High-impedance	Active

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Rated	Unit
V_{CC}	Supply voltage	With respect to GND	-0.3~7	V
V_i	Input voltage		-0.3~ $V_{CC} + 0.3$	V
V_o	Output voltage		0~ V_{CC}	V
P_d	Power dissipation	$T_a = 25^\circ C$	700	mW
T_{opr}	Operating temperature		0~70	$^\circ C$
T_{stg}	Storage temperature		-40~125	$^\circ C$

RECOMMENDED OPERATING CONDITIONS ($T_a = 0 \sim 70^\circ C$, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V_{CC}	Supply voltage	4.5	5	5.5	V
GND	Supply voltage		0		V
V_{IL}	low input voltage	-0.3		0.8	V
V_{IH}	high input voltage	2.2		$V_{CC} + 0.3$	V

ELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 70^\circ C, V_{CC} = 5V \pm 10\%$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits		Unit	
			Min	Typ		Max
V_{IH}	High input voltage		2.2		$V_{CC} + 0.3$	V
V_{IL}	Low input voltage		-0.3		0.8	V
V_{OH}	High output voltage	$I_{OH} = -1mA$	2.4			V
V_{OL}	Low output voltage	$I_{OL} = 2mA$			0.4	V
I_i	Input leakage current	$V_i = 0 \sim V_{CC}$			± 1	μA
I_{OZH}	High level output current in off-state	$\overline{S1} = V_{IH}$ or $S2 = V_{IL}, \overline{OE} = V_{IH}$			1	μA
I_{OLZ}	Low level output current in off-state	$V_{i/O} = 0 \sim V_{CC}$			-1	μA
I_{CC1}	Active supply current	$\overline{S1} \leq 0.2, S2 \geq V_{CC} - 0.2$ Output open Other inputs ≤ 0.2 or $\geq V_{CC} - 0.2$		30	65	mA
I_{CC2}	Active supply current	$\overline{S1} = V_{IL}, S2 = V_{IH}$ Output open Other inputs = V_{IH}		35	70	mA
I_{CC3}	Stand-by supply current	① $\overline{S1}$ and A_{15} and $A_{16} \leq 0.2$ or $\geq V_{CC} - 0.2, S2 \leq 0.2$, Other inpts = $0 \sim V_{CC}$ ② $\overline{S1}$ and $S2 \geq V_{CC} - 0.2$ A_{15} and $A_{16} \leq 0.2$ or $\geq V_{CC} - 0.2$ Other inputs = $0 \sim V_{CC}$	TNA TNA-H		200	μA
I_{CC4}	Stand-by supply current	$S2 = V_{IL}, \overline{S1} = V_{IH}$, Other inputs = $0 \sim V_{CC}$			15	mA
C_i	Input capacitance ($T_a = 25^\circ C$)	$V_i = GND, V_i = 25mV_{rms}, f = 1MHz$			30	pF
C_o	Output capacitance ($T_a = 25^\circ C$)	$V_o = GND, V_o = 25mV_{rms}, f = 1MHz$			30	pF

Note 1 : Direction for current flowing into IC is indicated as positive (no mark)
2 : Typical value is $V_{CC} = 5V, T_a = 25^\circ C$

MH12908TNA-85,-10,-12,-15/ MH12908TNA-85H,-10H,-12H,-15H

1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM

SWITCHING CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{cc} = 5V \pm 10\%$, unless otherwise noted)

Read cycle

Symbol	Parameter	Limits												Unit
		MH12908TNA-85			MH12908TNA-10			MH12908TNA-12			MH12908TNA-15			
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
t _{CR}	Read cycle time	85			100			120			150			ns
t _{a(A)}	Address access time			85			100			120			150	ns
t _{a(S1)}	Chip select 1 access time			85			100			120			150	ns
t _{a(S2)}	Chip select 2 access time			85			100			120			150	ns
t _{a(OE)}	Output enable access time			45			50			60			75	ns
t _{dis(S1)}	Output disable time after $\overline{S1}$ high			30			35			40			45	ns
t _{dis(S2)}	Output disable time after S ₂ low			30			35			40			45	ns
t _{dis(OE)}	Output disable time after OE high			30			35			40			45	ns
t _{en(S1)}	Output enable time after $\overline{S1}$ low	10			10			10			10			ns
t _{en(S2)}	Output enable time after S ₂ high	10			10			10			10			ns
t _{en(OE)}	Output enable time after OE low	10			10			10			10			ns
t _{v(A)}	Data valid time after address change	20			20			20			20			ns


TIMING REQUIREMENTS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{cc} = 5V \pm 10\%$, unless otherwise noted)

Write cycle

Symbol	Parameter	Limits												Unit
		MH12908TNA-85			MH12908TNA-10			MH12908TNA-12			MH12908TNA-15			
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
t _{cw}	Write cycle time	85			100			120			150			ns
t _{w(W)}	Write pulse width	60			60			70			80			ns
t _{su(A)}	Address set up time	0			0			0			0			ns
t _{su(S)}	Chip select set up time	75			80			85			90			ns
t _{su(D)}	Data set up time	35			35			40			50			ns
t _{h(D)}	Data hold time	0			0			0			0			ns
t _{rec(W)}	Write recovery time	0			0			0			0			ns
t _{dis(W)}	Output disable time after W low			30			35			40			45	ns
t _{dis(OE)}	Output disable time after OE high			30			35			40			45	ns
t _{en(W)}	Output enable time after W low	10			10			10			10			ns
t _{en(OE)}	Output enable time after OE low	10			10			10			10			ns

TIMING DIAGRAM


Read cycle




MH12908TNA-85,-10,-12,-15/ MH12908TNA-85H,-10H,-12H,-15H

1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM

Write cycle (\bar{W} control)



Write cycle (\bar{S}_1 , S_2 control)



Note 4: Test condition

Input pulse level: 0.4~2.4V
Input pulse rise, fall time: 10ns
Load: 1TTL, $C_L = 100pF$
Reference level: 1.5V

5: Hatching indicates the state is don't care.

6: Writing is executed while S_2 high overlaps \bar{S}_1 and \bar{W} low.

7: If \bar{W} goes low simultaneously with or prior to \bar{S}_1 low or S_2 high, the output remains in the high impedance state.

8: Don't apply inverted phase signal externally when DQ pin is in output mode.

MH12908TNA-85,-10,-12,-15/ MH12908TNA-85H,-10H,-12H,-15H

1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM

POWER DOWN CHARACTERISTICS

ELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$V_{CC(PD)}$	Power down supply voltage		2			V
$V_I(\overline{S_1})$	Chip select input $\overline{S_1}$	$2.2V \leq V_{CC(PD)}$	2.2			V
$V_I(S_2)$	Ship select input S_2	$2V \leq V_{CC(PD)} \leq 2.2V$		$V_{CC(PD)}$		V
		$4.5V \leq V_{CC(PD)}$			0.8	V
$I_{CC(PD)}$	Power down supply current	$V_{CC(PD)} < 4.5V$			0.2	V
		$V_{CC} = 3V, A_{15}$ and $A_{16} < 0.2V$ or $> V_{CC} - 0.2V$, Other inputs = $0 \sim V_{CC}$	TNA			100
			TNA-H			40

Note 9: When $\overline{S_1}$ is operated at 2.2V (V_{IH} min) and the supply voltage is between 4.5V and 2.4V, supply current is defined as I_{CC4} .


TIMING REQUIREMENTS

($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{su(PD)}$	Power down setup time		0			ns
$t_{rec(PD)}$	Power down recovery time		t_{CR}			ns

POWER DOWN CHARACTERISTICS

$\overline{S_1}$ control



S_2 control

