DATA SHEET



MB814101-80/-10/-12

CMOS 4,194,304 BIT NIBBLE MODE DYNAMIC RAM

CMOS 4,194,304 x 1 Bit Nibble Mode Dynamic RAM

The Fujitsu MB814101 is a fully decoded CMOS dynamic RAM (DRAM) that contains a total of 4,194,304 memory cells in a x 1 configuration. The MB814101 features a nibble mode of operation whereby high-speed serial access of up to 4 bits of data can be selected. The MB814101 DRAM is ideally suited for mainframes, buffers, hand-held computers, and other memory applications where very low power dissipation and compact layout are basic requirements of the design. Since the standby current of the MB814101 is very low, the device can be used in equipment that uses batteries for primary and/or auxiliary power.

The MB814101 is fabricated using silicon gate CMOS and Fujitsu's advanced Four-layer Polysilicon process. This process, coupled with three-dimensional stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB814101 are not critical and all inputs are TTL compatible.

Features

Perameter	MB814101-80	MB814101-10	MB814101-12				
RAS Access Time	80 ns max.	100 ns max.	120 ns max.				
Random Cycle Time	155 ns min.	180 ns min.	210 ns min.				
Address Access Time	45 ns max.	50 ns max.	60 ns max.				
CAS Access Time	25 ns max.	30 ns max.	35 ns max.				
Nibble Mode Cycle Time	50 ns min.	55 ns min.	60 ns min.				
Low Power Dissipation Operating Current	413 mW max.	358 mW max.	303 mW max.				
 Standby Current 	11 mW max. (TTL level)/5.5 mW max. (CMOS level)						

- 4,194,304 words x 1 bit organization
- Silicon gate, CMOS, 3D-Stacked Capacitor Cell
- All input and output are TTL compatible
- 1024 refresh cycles every 16.4 ms
- Common I/O capability by using early write
- RAS only, CAS-before-RAS, or Hidden Refresh
- Nibble Mode, Read-Modify-Write capability
- On-chip substrate bias generator for high performance

Absolute Maximum Ratings (See Note)


Parameter	Symbol	Value	Unit
Voltage at any pin relative to V _{SS}	V _{IN,} V _{OUT}	-1 to +7	٧
Voltage of V _{CC} supply relative to V ₈₈	Vcc	-1 to +7	٧
Power Dissipation	PD	1.0	W
Short Circuit Output Current		50	mA
Storage Temperature	T _{STG}	-55 to +125	°c

Note: Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operation sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.




Copyright © 1990 by FLUITSU LIMITED and Fulltsu Microelectronics, Inc.



CAPACITANCE (T_A = 25°C, f = 1MHz)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance, A0 to A10, DIN	C _{IN1}		5	pF
Input Capacitance, RAS, CAS, WE	CINS	_	5	pF
Output Capacitance, DOUT	C _{OUT}		5	ρF

PIN ASSIGNMENTS AND DESCRIPTIONS



RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min	Тур	Max	Unit	Ambient Operating Temp
Supply Voltage	<u>.</u>	Vcc	4.5	5.0	5.5		
Supply Voltage	Ш	V _{SS}	0	0	0	•	
Input High Voltage, all inputs	-	VIH	2.4	1	6.5	v	0 °C to +70 °C
Input Low Voltage, all inputs	1	VIL	-2.0	1	0.8	٧	

9

FUNCTIONAL OPERATION

ADDRESS INPUTS

Twenty—two input bits are required to decode any one of 4, 194,304 cell addresses in the memory matrix. Since only eleven address bits (A0–A10) are available, the column and row inputs are separately strobed by RAS and CAS as shown in Figure 4. First, eleven row address bits are applied on pins A0—through—A10 and latched with the row address strobe (RAS) then, eleven column address bits are applied and latched with the column address strobe (CAS). Both row and column addresses must be stable on or before the falling edge of RAS and CAS, respectively. The address latches are of the flow—through type; thus, address information appearing after team (min)+ to is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of WE. When WE is active Low, a write cycle is initiated; when WE is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Input data is written into memory in either of two basic ways—an early write cycle and a read-modify-write cycle. The falling edge one of CAS, whichever is latter, serves as the input data-latch strobe. In an early write cycle, the input data is strobed by CAS and the setup/hold times are referenced to CAS because WE goes Low before CAS. In a delayed write or a read-modify-write cycle, WE goes Low after CAS; thus, input data is strobed by WE and all setup/hold times are referenced to the write-enable signal.

DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

tRAC: from the falling edge of RAS when tRCD (max) is satisfied.

tCAC: from the falling edge of CAS when tRCD is greater than tRCD (max).

tAA : from column address input when tRAD is greater than tRAD (max).

The data remains valid until either CAS returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

DC CHARACTERISTICS
(Recommended operating conditions unless otherwise noted) Notes 3

Param	ter Notes			Notes 3	Values			
Farain	iei Notes	Symbol	Conditions	Min	Тур	Max	Unit	
Output high voltage		V _{OH}	l _{OH} ≖ –5 mA	2.4	_			
Output low voltage		V _{OL}	l _{OL} = 4.2 mA	-	_	0.4	٧	
Input leakage current	Input leakage current (any input)		$0V \le V_N \le 5.5V$; $4.5V \le V_{CC} \le 5.5V$; $V_{SS} = 0V$; All other pins not under test = $0V$	-10	-	10	μΑ	
Output leakage curre	nt	1 _{O(L)}	0V≤V _{OUT} ≤ 5.5V; Data out disabled	-10	_	10		
Operating current	MB81410180					75		
(Average Power supply current)	MB814101-10	I _{CC1}	RAS & CAS cycling;		_	65	mA	
2	MB814101~12		(RC = IIIIII			55	1	
Standby current	TTL level		RAS = CAS =V _H		_	2.0	mA	
(Power supply current)	CMOS level	l _{CC2}	RAS = CAS ≥ V _{CC} -0.2V	1 -	-	1.0		
Refresh current #1	MB814101-80					75		
(Average power sup-	MB814101-10	l _{CC3}	CAS = VIH, RAS cycling; trc = min	_		65	mA	
ply current) 2	MB814101-12			1 1		55	•	
Nibble Mode current	MB814101-80		RAS =VIL, CAS cycling;			50		
2	MB814101-10	I _{CC4}	INC = min	-		45	mA	
	MB814101-12			ľ		40		
Refresh current #2 (Average power sup-	MB814101-80					75	mA	
	MB814101-10	l _{ccs}	RAS cycling; CAS-before-RAS:	_		65		
ply current) 2	MB814101-12		tac = min		ļ	55	MA	

AC CHARACTERISTICS
(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

	At recommended operating conditions i		MB814101-80		#XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX			1101-12	
No.	Parameter Notes	Symbol	Min	Max	Min	Max	Min	Max	Unit
1	Time Between Refresh	t aer	_	16.4	+	16.4	-	16.4	ms
2	Random Read/Write Cycle Time	t _{RC}	155	1	180	-	210		ns
3	Read-Modify-Write Cycle Time	t RWC	185	-	210	-	245	_	ns
4	Access Time from RAS 6,9	t _{RAC}	_	80	-	100		120	ns
5	Access Time from CAS 7,9	tCAC		25		30	_	35	ns
6	Column Address Access Time 8,9	t _{AA}		45		50	_	60	ns
7	Output Hold Time	t _{oh}	5	_	5	-	5	_	ns
8	Output Buffer Turn On Delay Time	t _{ON}	5	-	5	_	5	_	ns
9	Output Buffer Turn off Delay Time 10	toff	1	25	ı	25	_	25	ns
10	Transition Time	t _T	3	50	3	50	3	50	ns
11	RAS Precharge Time	t _{RP}	65	1	70	1	80	ı	ns
12	RAS Pulse Width	t RAS	80	100000	100	100000	120	100000	ns
13	RAS Hold Time	t _{RSH}	25	1	30	-	35	_	ns
14	CAS to RAS Precharge Time	t _{CRP}	0	_	0	-	0	_	ns
15	RAS to CAS Delay Time 11,12	t _{RCD}	22	55	25	70	25	85	ns
16	CAS Pulse Width	t _{CAS}	25	-	30	_	35	_	ns
17	CAS Hold Time	t _{CSH}	80	-	100	_	120	1	ns
18	CAS Precharge Time (Normal) 17	t _{CPN}	15	_	15	_	15		ns
19	Row Address Set Up Time	t ASR	0		0	_	0	_	ns
20	Row Address Hold Time	t RAH	12	_	15	_	15	_	ns
21	Column Address Set Up Time	t ASC	0	_	0	_	0	_	ns
22	Column Address Hold Time	t _{CAH}	15	-	20	_	25	_	ns
23	RAS to Column Address Delay Time 13	t _{RAD}	17	35	20	50	20	60	ns
24	Column Address to RAS Lead Time	t RAL	45	_	50	_	60	_	ns
25	Read Command Set Up Time	t _{RCS}	0	_	0	_	0	_	ns
26	Read Command Hold Time Referenced to RAS	t _{RRH}	0	_	0	_	0	_	ns
27	Read Command Hold Time Referenced to CAS	tRCH	0	_	0	-	0	-	ns
28	Write Command Set Up Time 15	twcs	0	_	0	_	0	_	ns
29	Write Command Hold Time	twch	15	_	20	_	25	-	ns
30	WE Pulse Width	t _{WP}	15	_	20		25	_	ns
31	Write Command to RAS Lead Time	t _{RWL}	25		25	_	30	_	ns
32	Write Command to CAS Lead Time	tcwL	20		20	_	25	-	ns
33	DIN set Up Time	t _{DS}	0		0		0		ns
34	DIN Hold Time	t _{DH}	15	_	20	_	25	_	ns

AC CHARACTERISTICS (Continued)


(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

No.	Parameter Note	Symbol MB814101-80 MB814101-10		1101–10	MB814	T			
	, aremoter Not	· Symbol	Min	Max	Min	Max	Min	Max	Unit
35	RAS to WE Delay Time 15	t _{RWD}	80	L-	100		120		ns
36	CAS to WE Delay Time 15	t cwo	25	_	30	_	35	_	ns
37	Column Address to WE Delay Time 15] t AWD	45	_	50	_	60	_	ns
38	RAS Precharge time to CAS Active Time (Refresh cycles)	t _{RPC}	10	_	10	_	10	_	ns
39	CAS Set Up Time for CAS-before- RAS Refresh	t _{CSR}	0	_	0	_	0	_	ns
40	CAS Hold Time for CAS-before— RAS Refresh	t _{CHR}	15		15	_	20	_	ns
41	WE Set Up Time from RAS	t wsn	0	-	0	_	0	_	ns
42	WE Hold Time from RAS	t _{WHR}	15	_	15		20		ns
51	Nibble Mode Read/Write Cycle Time	t _{NC}	50	_	55	_	60	_	ns
52	Nibble Mode Read-Modify-Write Cycle Time	t _{NRWC}	75	_	80	_	90	-	ns
53	Access Time from CAS Precharge 9,16	t _{NPA}		45		50	_	55	ns
54	Nibble Mode CAS Precharge Time	t _{NCP}	15	_	15		15	_	ns

Notes:

- 1. Referenced to VSS
- Icc depends on the output load conditions and cycle rates; The specified values are obtained with the output open. Icc depends on the number of address change as RAS = VIL and CAS = VIL
 - Icc1, Icc3 and Iccs are specified at three time of address change during RAS = VIL and CAS = VIH.
 - Icc4 is specified at one time of address change during $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$.
- An Initial pause (RAS = CAS = VIH) of 200µs is required after power-up followed by any eight RAS -only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS -before-RAS initialization cycles instead of 8 RAS cycles are required.
- 4. AC characteristics assume tr = 5ns.
- V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also transition times are measured between V_{IH} (min) and V_{IL} (max).
- Assumes that tnco≤ tnco (max), tnao≤ tnao (max). If tnco is greater than the maximum recommended value shown in this table, tnac will be increased by the amount that tnco exceeds the value shown. Refer to Fig. 2 and 3.
- If tRCD≥tRCD (max), tRAD≥tRAD (max), and tASC≥tAA -tCAC t T, access time is tCAC.
- If trap ≥ trap (max) and tasc ≤ taa -tcac -t T, access time is taa.
- 9. Measured with a load equivalent to two TTL loads and 100 pF.
- torr and toez is specified that output buffer change to high impedance state.

- 11. Operation within the trop (max) limit ensures that trace (max) can be met. trop (max) is specified as a reference point only; if trop is greater than the specified trop (max) limit, access time is controlled exclusively by trac or trans.
- 12. tRCD (min) = tRAH (min)+ 2tT + tASC (min).
- 13. Operation within the trad (max) limit ensures that trac (max) can be met. trad (max) is specified as a reference point only; if trad is greater than the specified trad (max) limit, access time is controlled exclusively by trac or trad.
- 14. Either tran or trach must be satisfied for a read cycle.
- 15. 1 wcs , t cwp , t,Rwp and tawp are not a restrictive operating parameter. They are included in the data sheet as an electrical characteristic only. If twcs > t wcs (min), the cycle is an early write cycle and Dout pin will maintain high impedance state thoughout the entire cycle. If t cwp > t cwp (min), t Rwp > t Rwp (min), and t Rwp > t Rwp (min), the cycle is a read modify-write cycle and data from the selected cell will apper at the Dout pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the Dout pin , and write operation can be exected by satisfying tawl , t cwl. , and takl specifications.
- 16 the a saccess time from the selection of a new column address (that is caused by changing CAS from "L" to "H"). Therefore, if top is long, topa is longer than topa (max).
- 17. Assumes that CAS -before- RAS refresh.





FUNCTIONAL TRUTH TABLE


Operation Mode	Clock Input			Addre	Address Input		Data		
	RAS	CAS	WE	Row	Column	Input	Output	Refresh	Note
Standby	н	н	Х	_	_	-	High-Z	1	
Read Cycle	٦	L	н	Valid	Valid	_	Valid	Yes *1	t _{RCS} ≥ t _{RCS} (min)
Write Cycle (Early Write)	L	L	L	Valid	Valid	Valid	High-Z	Yes *1	t wcs≥ t wcs(min)
Read-Modify-Write Cycle	L	L	н→∟	Valid	Valid	X → Valid	Valid	Yes *1	t cwo ≥t cwo (min)
RAS-only Refresh Cycle	L	н	х	Valid	_	_	High-Z	Yes	
CAS-before-RAS Refresh Cycle	Ł	L	н	_	_	_	High-Z	Yes	t _{CSR} ≥ t _{CSR} (min)
Hidden Refresh Cycle	H→L	L	Н	_		_	Valid	Yes	Previous data is kept


Notes:


X: "H" or "L"
*1: It is impossible in Nibble Mode.




















The refresh of DRAM is executed by normal read, write or read-modify-write cycle, i.e., the cells on the one row line are also refreshed by executing one of three cycles. 1024 row address must be refreshed every 16.4ms period. During the refresh cycle, the cell data connected to the selected row are sent to sense amplifier and re-written to the cell. The MB814100 has three types of refresh modes, RAS-only refresh, CAS-before-RAS refresh, and Hidden refresh.

The RAS only refresh is executed by keeping RAS "L" and CAS "H" throughout the cycle. The row address to be refreshed is latched on the falling edge of RAS. During RAS—only refresh, the DOUT pin is kept in a high impedance state.






PACKAGE DIMENSIONS




PACKAGE DIMENSIONS (Continued)

(Suffix:-PJN)



PACKAGE DIMENSIONS (Continued)

(Suffix:-PJ)



PACKAGE DIMENSIONS (Continued)

(Suffix : -PSZ) 20-LEAD PLASTIC ZIG-ZAG IN-LINE PACKAGE (Case No.: ZIP-20P-M02) -1.019^{+.008}(25.88^{+0.20}) .112±.008 (2.85±0.20) .387±.013 (9.83±0.33) INDEX .335 ± .010 (8.50 ± 0.25) 010±.002 .118(3.00) MIN (0.25 ± 0.05) .100(2.54) TYP (0.50±0.10) (ROW SPACE) LEAD No. 1 (BOTTOM VIEW) © 1989 FUJITSU LIMITED Z200028-4C Dimensions in inches (millimeters)