

**Preview:** This product has been announced but is not yet in full production. Specifications are subject to change based on final AEC-Q product qualification. Samples may or may not be available. Please contact your Qorvo representative for the latest product status and performance data.




# PRELIMINARY QPC1251Q

## BROADBAND HIGH LINEARITY e-CALL ANTENNA ROUTING SWITCH


### Product Overview

The QPC1251Q is a low loss, high linearity antenna routing switch that is designed to enable Emergency Calling (e-Call) functionality in the telematics control unit (TCU). In the case of an emergency situation where antennas may become damaged or covered, the QPC1251Q allows a primary cellular link to be switched to other antennas in the automobile to establish emergency communication. The control interface for the QPC1251Q is an RFFE serial control system that is compliant with the V2.1 MIPI standard.



32 Pin 4.0 x 6.0 X 0.65 mm<sup>3</sup> Module

### Functional Block Diagram



Switches shown in normal operation mode

Dashed lines indicate e-Call modes

### Key Features

- Qualified to AEC-Q100 Grade 2 (target)
- Excellent insertion loss and Isolation performance
- High linearity
- RFFE V2.1 control interface
- Broadband performance suitable for multiple air Interfaces including 5G applications up to 6 GHz
- Very low current consumption
- DC blocking capacitors not required in typical application
- Single Vio supply
- Hot Switching Input power up to +34 dBm

### Applications

- eCall switching applications
- Telematic Control Unit Modules

Part Number	Description
QPC1251QSB	5 PC Sample Bag
QPC1251QDK	Design Kit
QPC1251Q.X.XTR13X	13" tape and reel, non-standard quantity only

## BROADBAND HIGH LINEARITY e-CALL ANTENNA ROUTING SWITCH

## Absolute Maximum Ratings

Parameter	Conditions	Rating
Storage Temperature		-40 to +125 °C
V <sub>IO</sub> , SDATA, SCLK, & SID		-0.5 to +2.2 V
Maximum Input Power	Momentary Infrequent Occurrence, 1:1 VSWR, 50% DC, +105°C	+36.0 dBm (Target)
	CW Power, 1:1 VSWR, 100%DC, +25°C, Continuous Operation	+36.0 dBm (Target)
	CW Power, 1:1 VSWR, 50% DC, +105°C, Continuous Operation	+34.5 dBm (Target)
	CW Power, 1:1 VSWR, 100% DC, +105°C, Continuous Operation	+32.5 dBm (Target)
Hot-Switching Input Power	CW Power, 1:1 VSWR, 50% DC, -40 to +105C, > 1E6 cycles	+34.0 dBm (Target)

Operation of this device outside the parameter ranges given above may cause permanent damage.

## Recommended Operating Conditions

Parameter	Min.	Typ.	Max.	Units
Operating Ambient Temperature	-40	25	+105	°C
V <sub>IO</sub> Interface Supply Voltage High	1.65	1.8	1.95	V
V <sub>IO</sub> Interface Supply Voltage Low	0	0	0.45	V
SDATA, SCLK – Voltage High	0.8 x V <sub>IO</sub>	1.8	V <sub>IO</sub>	V
SDATA, SCLK – Voltage Low	0.00	0.00	0.2 x V <sub>IO</sub>	V
Switching Time -- Switch RF path from 10% to 90%		2 (Target)	TBD	µs
Turn On Time		TBD	TBD	µs

Electrical specifications are measured at specified test conditions. Specifications are not guaranteed over all recommended operating conditions.

## Electrical Specifications<sup>(1)</sup>

Test conditions unless otherwise stated: all unused RF ports terminated in 50Ω, Input and Output = 50Ω, T = 25°C,

V<sub>IO</sub>/SDATA/SCLK = 1.8 V / 0 V

PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNITS
<b>Insertion Loss</b>					
RF1-ANT1 (primary path)	617 – 960 MHz		0.65	TBD	dB
RF1-ANT2/3/4 (e-Call modes)	617 – 960 MHz		0.65	TBD	dB
RF2-ANT2	617 – 960 MHz		0.4	TBD	dB
RF3-ANT3	617 – 960 MHz		0.4	TBD	dB
RF4-ANT4	617 – 960 MHz		0.6	TBD	dB

PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNITS
<b>Insertion Loss</b>					
RF1-ANT1 (primary path)	1427 – 2690 MHz		0.8	TBD	dB
RF1-ANT2/3/4 (e-Call modes)	1427 – 2690 MHz		0.8	TBD	dB
RF2-ANT2	1427 – 2690 MHz		0.55	TBD	dB
RF3-ANT3	1427 – 2690 MHz		0.55	TBD	dB
RF4-ANT4	1427 – 2690 MHz		0.75	TBD	dB

PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNITS
<b>Insertion Loss</b>					
RF1-ANT1 (primary path)	3300 – 6000 MHz		0.95	TBD	dB
RF1-ANT2/3/4 (e-Call modes)	3300 – 6000 MHz		0.95	TBD	dB
RF2-ANT2	3300 – 6000 MHz		0.7	TBD	dB
RF3-ANT3	3300 – 6000 MHz		0.7	TBD	dB
RF4-ANT4	3300 – 6000 MHz		0.9	TBD	dB

PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNITS
<b>Isolation</b>					
Any Active Port to any other Active Port	617 MHz to 960 MHz	TBD	30		dB
	1427 MHz to 2690 MHz	TBD	25		dB
	3300 MHz to 6000 MHz	TBD	20		dB

PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNITS
<b>Harmonics</b>					
<b>Any Active Path</b>					
2 <sup>nd</sup> Harmonic	Freq = 915 MHz; P <sub>IN</sub> = 36 dBm		-80		dBc
3 <sup>rd</sup> Harmonic			-70		dBc
2 <sup>nd</sup> Harmonic	Freq = 1980 MHz; P <sub>IN</sub> = 33 dBm		-80		dBc
3 <sup>rd</sup> Harmonic			-75		dBc
2 <sup>nd</sup> Harmonic	Freq = 2400 MHz; P <sub>IN</sub> = 33 dBm		-80	TBD	dBc
3 <sup>rd</sup> Harmonic			-75	TBD	dBc


BROADBAND HIGH LINEARITY e-CALL ANTENNA ROUTING SWITCH

PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNITS
<b>Intermodulation</b>	<b>Any Active Path</b>				
INPUT IP2	Freq = 617 MHz to 960 MHz; P <sub>IN</sub> = 20 dBm/tone, 30MHz spacing		110		dBm
INPUT IP3			60		dBm
INPUT IP2	Freq = 1427 MHz to 6000 MHz; P <sub>IN</sub> = 20 dBm/tone, 30MHz spacing		110		dBm
INPUT IP3			60		dBm

PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNITS
<b>Return Loss</b>	617 MHz to 960 MHz		15		dB
	1427 MHz to 2700 MHz		14		dB
	3300 MHz to 6000 MHz		12		dB

1) Recommended EVB schematic/layout/BOM/PCB to be followed in order to achieve specified performance.

Pin Configuration and Description



## Pin-out Description

PIN	LABEL	DESCRIPTION
3	VIO	Supply voltage for the MIPI RFFE serial interface
5	SDATA	Data I/O signal for the MIPI RFFE serial interface
6	SCLK	Serial interface clock input signal
8	RF1	Cellular modem RF port connection
10	RF2	Cellular modem RF port connection
12	RF3	Cellular modem RF port connection
14	RF4	Cellular modem RF port connection
26	ANT4	Antenna port connection
28	ANT3	Antenna port connection
30	ANT2	Antenna port connection
32	ANT1	Antenna port connection
1, 2, 7, 9, 11, 13, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 27, 29, 31	GND	Pins connected to module ground
4	DGND	Digital Ground
GND PAD	GND PAD	Ground

BROADBAND HIGH LINEARITY e-CALL ANTENNA ROUTING SWITCH

Switch Control Logic Truth Table

Antenna connections				RFFE Reg(0x01)							
ANT1	ANT2	ANT3	ANT4	r0_b7	r0_b6	r0_b5	r0_b4	r0_b3	r0_b2	r0_b1	r0_b0
OFF	OFF	OFF	OFF	0	0	0	0	0	0	0	0
RF1	OFF	OFF	OFF	0	0	0	0	0	0	0	1
RF1	OFF	OFF	RF4	0	0	0	0	0	0	1	0
RF1	OFF	RF3	OFF	0	0	0	0	0	1	0	0
RF1	OFF	RF3	RF4	0	0	0	0	0	1	0	1
RF1	RF2	OFF	OFF	0	0	0	0	0	1	1	1
RF1	RF2	OFF	RF4	0	0	0	0	1	0	0	0
RF1	RF2	RF3	OFF	0	0	0	0	1	0	1	0
RF1	RF2	RF3	RF4	0	0	0	0	1	0	1	1
OFF	RF1	OFF	OFF	0	0	0	0	1	1	0	1
OFF	RF1	OFF	RF4	0	0	0	0	1	1	1	0
OFF	RF1	RF3	OFF	0	0	0	1	0	0	0	0
OFF	RF1	RF3	RF4	0	0	0	1	0	0	0	1
OFF	OFF	RF1	OFF	0	0	0	1	0	0	1	1
OFF	OFF	RF1	RF4	0	0	0	1	0	1	0	0
OFF	RF2	RF1	OFF	0	0	0	1	0	1	1	0
OFF	RF2	RF1	RF4	0	0	0	1	0	1	1	1
OFF	OFF	OFF	RF1	0	0	0	1	1	0	0	1
OFF	OFF	RF3	RF1	0	0	0	1	1	0	1	0
OFF	RF2	OFF	RF1	0	0	0	1	1	0	1	1
OFF	RF2	RF3	RF1	0	0	0	1	1	1	0	0
OFF	OFF	OFF	RF4	0	0	0	1	1	1	0	1
OFF	OFF	RF3	OFF	0	0	0	1	1	1	1	1
OFF	OFF	RF3	RF4	0	0	1	0	0	0	0	0
OFF	RF2	OFF	OFF	0	0	1	0	0	0	1	0
OFF	RF2	OFF	RF4	0	0	1	0	0	0	1	1
OFF	RF2	RF3	OFF	0	0	1	0	0	1	0	1
OFF	RF2	RF3	RF4	0	0	1	0	0	1	1	0

## MIPI RFFE Register Configuration

### Reg00 (0x00) – Reserved

Bit(s)	Field Name	Description	Reset	B/G	Trig	R/WM
7:0	SPARE	Reserved for future use	0x00	No	0	R/WM

*Note: See Truth Table for example of operation*

### Reg01 (0x01) – ECALL CONFIG

Bit(s)	Field Name	Description	Reset	B/G	Trig	R/WM
RF Switch Path Connections						
		0b00000000 (0x00) Switch OFF state				
		0b00000001 (0x01) ANT1-RF1				
		0b00000010 (0x02) ANT1-RF1, ANT4-RF4				
		0b00000100 (0x04) ANT1-RF1, ANT3-RF3				
		0b00000101 (0x05) ANT1-RF1, ANT3-RF3, ANT4-RF4				
		0b00000111 (0x07) ANT1-RF1, ANT2-RF2				
		0b00001000 (0x08) ANT1-RF1, ANT2-RF2, ANT4-RF4				
		0b00001010 (0x0A) ANT1-RF1, ANT2-RF2, ANT3-RF3				
		0b00001011 (0x0B) ANT1-RF1, ANT2-RF2, ANT3-RF3, ANT4-RF4				
		0b00001101 (0x0D) ANT2-RF1				
		0b00001110 (0x0E) ANT2-RF1, ANT4-RF4				
		0b00010000 (0x10) ANT2-RF1, ANT3-RF3				
		0b00010001 (0x11) ANT2-RF1, ANT3-RF3, ANT4-RF4				
7:0	ECALL_SELECT[7:0]	0b00010011 (0x13) ANT3-RF1	0x00	No	1	R/W
		0b00010100 (0x14) ANT3-RF1, ANT4-RF4				
		0b00010110 (0x16) ANT3-RF1, ANT2-RF2				
		0b00010111 (0x17) ANT3-RF1, ANT2-RF2, ANT4-RF4				
		0b00011001 (0x19) ANT4-RF1				
		0b00011010 (0x1A) ANT4-RF1, ANT3-RF3				
		0b00011011 (0x1B) ANT4-RF1, ANT2-RF2				
		0b00011100 (0x1C) ANT4-RF1, ANT2-RF2, ANT3-RF3				
		0b00011101 (0x1D) ANT4-RF4				
		0b00011111 (0x1F) ANT3-RF3				
		0b00100000 (0x20) ANT3-RF3, ANT4-RF4				
		0b00100010 (0x22) ANT2-RF2				
		0b00100011 (0x23) ANT2-RF2, ANT4-RF4				
		0b00100101 (0x25) ANT2-RF2, ANT3-RF3				
		0b00100110 (0x26) ANT2-RF2, ANT3-RF3, ANT4-RF4				

*Note: See Truth Table for example of operation*

**BROADBAND HIGH LINEARITY e-CALL ANTENNA ROUTING SWITCH**
**Reg28 (0x1C) – PM\_TRIG**

Bit(s)	Field Name	Description	Reset	B/G	Trig	R/W
7	PWR_MODE[7]	0: Normal Operation (ACTIVE) 1: Low Power - Antenna in isolation	1	B/G	No	R/W
6	PWR_STATE[6]	0: Normal Operation (ACTIVE) 1: INITIALIZATION STATE - Reset all registers to default settings <i>Note: This bit always reads 0. Writing a 1 to this bit forces a reset.</i>	0	B/G	No	R/W
5:3	TriggerMask[2:0]	Setting bit TriggerMask[N] disables Trigger[N] TriggerMask[N] updates <u>before</u> Trigger[N] is processed <i>Note: When Trigger[N] is disabled, writing to a register associated with Trigger[N] sends data directly to that register. If a register is associated with multiple triggers, then all associated triggers must be disabled to allow direct writes to the associated register.</i>	0b000	No	No	R/W
2:0	Trigger[2:0]	Setting bit Trigger[N] loads Trigger[N]'s associated registers <i>Note: When Trigger[N] is enabled, writing to a register associated with Trigger[N] sends data to that register's shadow. Setting the Trigger[N] bit loads data from shadow. All triggers are processed immediately and simultaneously and then cleared. Trigger[0], [1], and [2] will always read as 0.</i>	0b000	B/G	No	R/W

**Reg29 (0x1D) – PRODUCT\_ID**

Bit(s)	Field Name	Description	Reset	B/G	Trig	R/W
7:0	PROD_ID[7:0]	Lower eight bits of Product Number <i>Note: These are read-only registers. However, as part of the special programming sequence for writing USID, a write command sequence is performed on one or both registers, but does not update them. See MIPI 6.6.2 for details.</i>	0x4C	No	No	R

**Reg30 (0x1E) – MANUFACTURER\_ID**

Bit(s)	Field Name	Description	Reset	B/G	Trig	R/W
7:0	MFG_ID[7:0]	Lower eight bits of MIPI Manufacturer ID <i>Note: These are read-only registers. However, as part of the special programming sequence for writing USID, a write command sequence is performed on one or both registers, but does not update them. See MIPI 6.6.2 for details.</i>	0xC6	No	No	R

**Reg31 (0x1F) – MANUFACTURER\_US\_ID**

Bit(s)	Field Name	Description	Reset	B/G	Trig	R/W
7:4	MFG_ID[11:8]	Upper four bits of MIPI Manufacturer ID <i>Note: This is a read-only register. However, as part of the special programming sequence for writing USID, a write command sequence is performed on this register, but does not update it. See MIPI 6.6.2 for details.</i>	0x3	No	No	R
3:0	USID[3:0]	Programmable Unique Slave ID <i>Note: USID is only writeable using a special programming sequence. See MIPI 6.6.2 for details.</i>	0xA	No	No	R/W

**Reg32 (0x20) – EXT\_PRODUCT\_ID**

Bit(s)	Field Name	Description	Reset	B/G	Trig	R/W
7:0	EXT_PROD_ID[15:8]	Upper eight bits of Product Number <i>Note: These are read-only registers. However, as part of the special programming sequence for writing USID, a write command sequence is performed on one or both registers, but does not update them. See MIPI 6.6.2 for details.</i>	0x00	No	No	R

**Reg34 (0x22) – GROUP\_ID2**

Bit(s)	Field Name	Description	Reset	B/G	Trig	R/W
7:4	GSID0[3:0]	Group Slave ID0	0x0	No	No	R/W
3:0	GSID1[3:0]	Group Slave ID1	0x0	No	No	R/W

**Reg35 (0x23) – UDR\_RST**

Bit(s)	Field Name	Description	Reset	B/G	Trig	R/W
7	SW_RESET[7]	Setting this bit initiates a software reset <i>Note: On software reset, this register and all User Defined registers (UDRs) are reset. This bit will always read as 0.</i>	0	B/G	No	R/W
6:0	RESERVED		0x00	No	No	R/W

Power on Sequence

It is very important that the user adheres to the correct timing sequences in order to avoid damaging the device. Figures are NOT drawn to scale.

1. Once VIO is powered down to 0V, wait a minimum of 10  $\mu\text{s}$  to reapply power to VIO. (see Figure: Digital Supply Detail)




Figure: Digital Supply Detail

2. VIO must be applied for a minimum of 120 ns before sending SDATA/SCLK to ensure correct data transmission. (see Figure: RF Power-Up Detail)
3. VIO must be applied for a minimum of 15  $\mu\text{s}$  before applying RF power. (see Figure: Digital Signal / RF Power-On Detail)
4. Wait a minimum of 5  $\mu\text{s}$  after RFFE bus is idle to apply an RF signal. (see Figure: RF Power-Up Detail)




Figure: Digital Signal / RF Power-On Detail

5. RF power must not be applied during switching events. To ensure this, remove RF power before completing a register write that will change the switch mode. (see Figure: Switch Event Timing)




Figure: Switch Event Timing

6. If "Low Power Mode" is utilized, there must be a delay of 10  $\mu\text{s}$  before exiting "Low Power Mode". (see Figure: Low-Power Mode Exit Timing)





Figure: Low-Power Mode Exit Timing

QPC1251Q  
BROADBAND HIGH LINEARITY e-CALL ANTENNA ROUTING SWITCH

Application Schematic





Note: In a typical application blocking caps are not required on any port. If external voltage is applied to an RF pin then recommend a blocking cap added to RF pin.

Evaluation Board BOM

Material#	Rev	Qty	Ref Des	Description
QPC1251QSB	A	1	U1	Automotive eCall Antenna Routing Switch
293219	A	1	PCB	PCB, QPC1251Q
287325	A	1	C2	CAP, 0.01uF, 10%, 16V, X7R, 0201
21253		11	R1, R2, R3, R4, R5, R6, R7, R8, R9, R10,R11	RES, 0 OHM, 5%, 1/20W, 0201
262452		9	J1, J2, J3, J4, J5, J6, J7, J8, J9	CONN, SMA, EL MINI FLT 0.068" SPE-000303
274947	A	1	P1	CONN, HDR, SHRD, RT-ANG, 2x4, 0.100"
4XXX1		19	C1, C5, C6, C7, C8, C9, C10, C11, C12, C13, C14, C15, C16, C17, C18, C19, C20...	NOT POPULATED ITEM-1
4XXX2		2	C3,C4	NOT POPULATED ITEM-2


Evaluation Board Performance



Evaluation Board Information

Layer	Name	Material	Thickness	Constant	Board Layer Stack
1	Top Overlay				
2	Top Solder	Solder Resist	0.40mil	3.5	
3	L1	Copper	1.40mil		
4	Dielectric1	R04003	8.00mil	3.66	
5	L2	Copper	1.40mil		
6	Dielectric 3	FR-4	42.00mil	4.26	
7	L3	Copper	1.40mil		
8	Dielectric 2	FR-4	8.00mil	4.26	
9	L4	Copper	1.40mil		
10	Bottom Solder	Solder Resist	0.40mil	3.5	
11	Bottom Overlay				


TOTAL THICKNESS: .062+/- 10%



QPC1251Q  
BROADBAND HIGH LINEARITY e-CALL ANTENNA ROUTING SWITCH


Package Outline Drawing

Dimension in millimeters.




Branding Drawing

Dimension in millimeters.



Pin 1 Indicator  
 Qorvo Logo - Use Q5D  
 Trace Code to be assigned by SubCon

Tape and Reel Information – Carrier and Cover tape Dimensions



## Handling Precautions

Parameter	Rating	Standard
ESD – Human Body Model (HBM)	TBD	ANSI/ESD/JEDEC JS-001
ESD – Charged Device Model (CDM)	TBD	ANSI/ESD/JEDEC JS-002
MSL – Moisture Sensitivity Level	TBD	IPC/JEDEC J-STD-020



Caution!

ESD sensitive device

## Solderability

Compatible with both lead-free (260 °C max. reflow temperature) and tin/lead (245 °C max. reflow temperature) soldering processes.

Package lead plating: Electroless Nickel Electroless Palladium Immersion Gold

## RoHS Compliance

This part is compliant with the 2011/65/EU RoHS directive (Restrictions on the Use of Certain Hazardous Substances in Electrical and Electronic Equipment), as amended by Directive 2015/863/EU. This product also has the following attributes:

- Product uses RoHS Exemption 7c-I to meet RoHS Compliance requirements
- Halogen Free (Chlorine, Bromine)
- Antimony Free
- TBBP-A (C<sub>15</sub>H<sub>12</sub>Br<sub>4</sub>O<sub>2</sub>) Free
- PFOS Free
- SVHC Free

## BROADBAND HIGH LINEARITY e-CALL ANTENNA ROUTING SWITCH

## Revision History

Revision	Description
Draft 1.0	Initial datasheet proposal based on Volkswagen feedback for non-DSDA functionality
Draft 2.0	Updated package pinout and logic table
Draft 3.0	Updated package, pinout, logic table and general items
Draft 4.0	Updated pinout for better alignment for DSDA follow-on, logic table for additional states
Draft 5.0	Updated part functional block diagram to reflect actual switch configuration
Draft 6.0	Added package outline drawing
Draft 7.0	Updated format, prep for upload in PDE, added RFFE commands, EVB info
1/29/20	Updated Register convention names; added RF plots and Tape and Reel info; added power sequencing
2/7/20	Updated HEX address to take out extra 0s
4/21/20	Updated Oderable parts and REG0x01 bit1 trigger, was bit0
5/6/20	Updated harmonic testing at 2400MHz
6/7/20	Release RevA

## Contact Information

For the latest specifications, additional product information, worldwide sales and distribution locations:

**Web:** [www.qorvo.com](http://www.qorvo.com)

**Tel:** 1-844-890-8163

**Email:** [customer.support@qorvo.com](mailto:customer.support@qorvo.com)

## Important Notice

The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by such information. **THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.**

Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, life-saving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.

Copyright 2016 © Qorvo, Inc. | Qorvo is a registered trademark of Qorvo, Inc.