



**MOTOROLA**

# SEMICONDUCTORS

3501 ED BLUESTEIN BLVD., AUSTIN, TEXAS 78721

## MC2653/MC68653

### Advance Information

#### POLYNOMIAL GENERATOR CHECKER

The MC2653/MC68653 Polynomial Generator Checker (PGC) is a polynomial generator checker/character comparator circuit that complements a receiver/transmitter (R/T or USART/USRT/UART) in the support of character oriented data-link controls. Table 1 defines many of the more commonly used PGC terms and abbreviations.

Parallel data characters transferred between the MPU and R/T are monitored by the PGC which performs block check character (BCC) and parity (VRC) generation/checking, single character detection, and two character sequence detection. Since the PGC operates on parallel characters, the data transmission format may be serial (synchronous or asynchronous) or parallel. See Figure 1 for a typical system configuration.

- Parallel Block Check Character Accumulation/Checking: CRC-16, CRC-12, LRC-8
- BISYNC Normal and Transparent Modes
- Automatic- or Single-Character Accumulation Modes
- Character Detection up to 128 Characters
- Two Character Sequence Detection; Examples: DLE-STX, ACK 0, ACK 1, WACK, RVI, DISC, WBT
- 6-, 7-, or 8-Bit Characters
- VRC Generation/Checking on Data Bus
- Four Maskable Interrupt Conditions
- Internal Power-on Reset
- Maximum Character Accumulation Rate of 500 kHz (4 Mbps)
- Directly Compatible with Motorola's MC68652, MC68661, and Signetics 2651
- No System Clock Required
- TTL Compatible Inputs and Outputs
- Single 5 V Supply

#### APPLICATIONS


- Character Oriented Data Link Control
  - Dedicated to One USART/USRT
  - Multiplexed Among Several USART/USRTs
- Automated BISYNC with MC68661 (Minimal Software Intervention)
- BCC and VRC Generation/Detection on a Block of Memory or Peripheral Data
- Programmable Character Array Comparator

1  
3324 003324 ORIG  
MOT


### MOS

(N-CHANNEL, SILICON-GATE)


#### POLYNOMIAL GENERATOR CHECKER



**L SUFFIX**  
CERAMIC PACKAGE  
CASE 690




**P SUFFIX**  
PLASTIC PACKAGE  
CASE 648




**S SUFFIX**  
CERDIP PACKAGE  
CASE 620

#### PIN ASSIGNMENT



**BLOCK DIAGRAM**

The PGC consists of six major sections. These sections communicate with each other via an internal data bus and an internal control bus. The internal data bus interfaces to the CPU data bus via a data bus buffer. The sections are the operation control, character class array, DLE ROM, character register, BCC and parity generators, and BCC registers. These data bus via a data bus buffer.



**PIN DESIGNATION**


MNEMONIC	PIN NO.	TYPE	NAME AND FUNCTION
VCC	16	I	+ 5 V: Power supply
GND	8	I	Ground
A1-A0	11,12	I	<b>Address Lines:</b> Used to select internal PGC registers or character class array
$\bar{R}/W$	13	I	<b>Read/Write:</b> Read command when low, write command when high
$\overline{CE0}$	15	I	<b>Chip Enable:</b> Connected to chip enable input of a receiver/transmitter (R/T) circuit. It is used to strobe data being transferred between the MPU and the $\bar{R}/T$ into the PGC character register.
$\overline{CE1}$	14	I	<b>Chip Enable:</b> Used in conjunction with the $\bar{R}/W$ signal to enable the transfer of data between the PGC and the MPU or DMA controller and to initialize the PGC registers.
D7-D0	9,7-1	I/O	<b>Data Bus:</b> 8-bit three-state bidirectional bus used to transfer data to or from the PGC via $\overline{CE0}$ or $\overline{CE1}$ . All data, mode words, command words, and status information are transferred on this bus. D0 is the least significant bit; D7 is the most significant bit.
$\overline{INT}$	10	O	<b>Interrupt:</b> Open drain active low interrupt output that signals the MPU that one or more maskable conditions are true: BCC error, VRC error, BTC/SC detect, SSC detect. The true conditions can be determined by reading the status register which in turn deactivates $\overline{INT}$ . A power on, clear BCC, or master reset command causes $\overline{INT}$ to be inactive.



Table 1. GLOSSARY

TERM/ABBREVIATION	DEFINITION
BCC	Block check character
BTC	Block terminating character
SC	Search character
SSC	Second search character (preceded by DLE)
CRC-16	$X^{16} + X^{15} + X^2 + 1$ divisor, dividend pre-cleared
CRC-12	$X^{12} + X^{11} + X^3 + X^2 + X + 1$ divisor, dividend pre-cleared
LRC-8	Horizontal parity on least significant 7 bits; vertical parity on most significant bit
VRC	Vertical redundancy check (character parity)
R/T	Receiver/transmitter circuit. Also known as USART/USRT/UART/EPCI/MPCC
BISYNC	IBM binary synchronous communications (BSC), ANSI X3.28, ISO 1745
MSB	Most significant bit
LSB	Least significant bit
Rx	Receive
Tx	Transmit

TYPICAL SYSTEM CONFIGURATION



## NOTES

1. Open drain  $\overline{\text{INT}}$  may be OR tied with 2651 PCI, MC68661 EPCI, or other open drain interrupt outputs.
2. No external circuitry necessary if 2651 or MC68661 is the USART.

Figure 1

## Operation Control Unit

This functional block stores configuration and operation instructions from the MPU and generates appropriate signals to control the device operation. It also contains read and write circuits to permit communications between the MPU and the PGC registers via the data bus. The mode, command, and status registers are in this logic block.

## Character Register

Characters to be considered for BCC generation, parity generation and checking, or character comparisons are loaded into this register by either  $\overline{\text{CE0}}$  or  $\overline{\text{CE1}}$ . This register serves as an input to the BCC and VRC generator, where the accumulation and parity generation takes place. The character register also serves as the input for character class array and DLE comparisons.

## Character Class Array

This 128 x 2 array holds the character class associated with each of 128 possible 7-bit characters. The array is zero after a master reset. When the character class array is loaded (see PGC Addressing), the character on the data bus is placed in the class specified by the contents of command register bits CR2 and CR3. The PGC uses these two command bits to represent four different character classes. These are:

1. Normal class (included in the accumulation)
2. SYN character/BISYNC not included class
3. Block terminating character/search class
4. Second search character class (preceded by DLE)

These encoded character classes are used by the PGC:

1. To control the BCC accumulation of associated characters in BISYNC modes only. BCC accumulation in automatic or single accumulation modes is carried out independent of the character classes.
2. To detect characters and two character sequences in all modes of accumulation and to set the control character detect bits in the status register.

It should be noted that any number of characters (up to 128 for CRC-16 or LRC-8; up to 64 for CRC-12) can be put into any one class.

If VRC is specified along with CRC-16 then the least significant 7 bits of the character are used for character array comparison. If VRC is not enabled, but CRC-16 is, the MSB of the character then determines whether a



character comparison is to take place. If the MSB is 0, the comparison takes place; if the MSB is 1, the comparison does not take place and the character is processed as though it were in the normal class. This enables the PGC to detect all communication control characters and DLE-SSC sequences.

Only the first 64 locations of the array are accessed if CRC-12 is selected. The user should right justify each six bit character (D0-D5) to be written into the character class array. Bit 6 must be zero.

If VRC is enabled, the generated parity becomes the most significant bit of the character to be compared. VRC is not allowed in BISYNC transparent mode.

The method in which the character register contents is compared against the character class array depends on the BCC polynomial chosen. Figure 2 illustrates the comparison process.

**DLE Read Only Memory**

The DLE characters are stored internally and are selected by the error polynomial as follows:

- CRC-12: 01 1111
- LCR-8 or CRC-16:
  - No VRC or odd VRC: 0001 0000
  - Even VRC: 1001 0000


**BCC and Parity Generator**

This functional block performs all the necessary computation to generate and update the BCC accumulation on a character by character basis. It contains the three generator polynomials (CRC-16, CRC-12, and LRC-8) that can be selected to compute the BCC. This block also checks and generates odd or even parity for 7-bit (ASCII) characters.

**BCC Registers**

This block consists of two 8-bit registers (BCC upper and BCC lower) which contain the high and low order bytes of the BCC accumulation. The result of the accumulation from the BCC and parity generator is stored in these registers. A recirculating register address pointer is initialized by a power on, master reset, or clear BCC command. The pointer alternately selects BCC upper and lower on successive BCC register accesses for CRC-16 or CRC-12. For LRC-8, BCC upper is always selected.

BCC upper and lower are cleared by a clear BCC or master reset command. The highest term of the BCC polynomial is always represented by bit 0 of BCC upper; the lowest term is always represented by bit 7 of BCC lower (see figure 3, Orientation of BCC Polynomials.)



The length of the block check character depends on the error checking polynomial that is selected. If LRC-8 is chosen, the BCC result is stored entirely in BCC upper. The BCC lower remains unchanged from previous setting. Both BCC registers are used when CRC-16 is specified. When CRC-12 is selected, the block check character is 12 bits long. The six least significant bits of the BCC are stored in the least significant bits of the BCC lower. The remaining upper six bits of the BCC are stored in least significant bits of BCC upper. The two most significant bits in each BCC register are filled with zero.

The BCC register(s) are read by the CPU after the last data character is transmitted. They can then be sent to the R/T to complete a transmitted block of data. These registers are read and loaded when one PGC is time-shared by several R/Ts. Refer to Applications Information - Multiplexed PGC.

**PGC Addressing**



All internal registers and the character class array are selected by the unique address codes shown in table 2.




ORIENTATION OF BCC POLYNOMIALS

$$\frac{M(X)}{G(X)} = Q(X) + \frac{R(X)}{G(X)}, \text{ WHERE } R(X) = A_n X^n + A_{n-1} X^{n-1} + \dots + A_0 X^0$$

M(X) : BINARY POLYNOMIAL (DATA STREAM)  
 G(X) : FIXED DIVISOR TO GENERATE BCC  
 Q(X) : QUOTIENT AFTER BCC GENERATION  
 R(X) : REMAINDER AFTER BCC GENERATION



OPERATION OF BCC REGISTER FOR CRC - 16 BCC ACCUMULATION (SIMPLIFIED)



OPERATION OF BCC REGISTER FOR LRC BCC ACCUMULATION (SIMPLIFIED)

Figure 3



Table 2. ADDRESS CODES

CE0	CE1	A1	A0	R/W	FUNCTION
0	0	X	X	X	Operation not guaranteed
0	1	0	0	0	If MR2 = 0 load data bus into character register If MR2 = 1 PGC not selected <sup>1</sup>
0	1	0	0	1	If MR2 = 1 load data bus into character register If MR2 = 0 PGC not selected <sup>1</sup>
0	1	0	1	X	PGC not selected <sup>1</sup>
0	1	1	0	X	PGC not selected <sup>1</sup>
0	1	1	1	X	PGC not selected <sup>1</sup>
1	0	0	0	0	Read character register
1	0	0	0	1	Load data bus into character register if MR1,0 ≠ 00 <sup>2</sup> ; write character class array using CR3, CR2 class code if MR1,0 = 00 <sup>3,4</sup>
1	0	0	1	0	Read Status register
1	0	0	1	1	Write command register
1	0	1	0	0	Read mode register
1	0	1	0	1	Write mode register
1	0	1	1	0	Read BCC upper/lower <sup>5</sup>
1	0	1	1	1	Write BCC upper/lower <sup>5</sup>
1	1	X	X	X	PGC not selected <sup>1</sup>

NOTES

1. Data bus is 3-state
2. Character will not be accumulated unless MR3 = 1.
3. Character will not be accumulated even if MR3 = 1.
4. The mode bits MR1 and MR0 are cleared to 00 by power-on-reset, master reset, or by loading the mode register bits MR1 and MR2.
5. Recirculating internal pointer selects BCC upper on first access, BCC lower on next access for all BCCs except for LRC-8; in case of LRC-8, the pointer only selects BCC upper.

INTERFACE SIGNALS AND TIMING

PGC data transfers are controlled by A1, A0, and R/W which must be stable prior to the active low going chip enable pulse. CE0 is used for PGC monitoring of data transfers between a MPU/DMA controller and a R/T; CE1 is used for direct MPU-to-PGC transfers. MR3 must be set prior to loading the character register in order to accumulate or compare characters via CE1. The active low (leading) edge of chip enable initiates a PGC read/write cycle; the rising (trailing) edge ends the cycle and also serves as a write strobe.

When loading the character, mode, or command register, the data bus is strobed into the selected register on the trailing (rising) edge of the appropriate CE. When writing into the character class array, the data on the bus (the special character) is placed in the class specified by command register bits CR3 and CR2.

Characters are transferred into the character register when CE0 is active (low) depending on the state of MR2 and the R/W input. Characters from the R/T are loaded

into the character register when in receive mode (MR2 = 0 and R/W = 0) while CPU/DMA characters are loaded into the character register when in transmit mode (MR2 = 1 and R/W = 1). The time between consecutive chip enables is given by tCEC or tCED.

The open drain active low interrupt signal (INT) goes active whenever one or more of four maskable status conditions (SR0-SR3) are true (= 1). A status read deactivates INT.

The same techniques used in interfacing the 2651 PC1 to 8-bit microprocessors can be used to interface the PGC. Note that when addressing the R/T's holding registers, the PGC pins must have A1,A0 = 00 and that the address and R/W signals must be stable (set up) prior to the active low chip enable. When using the MC2661/MC68661 as the R/T, the PGC's A1, A0, R/W, and CE0 are directly connected to comparable 2651 or MC68661 signals. Schematics of a MC68653 monitoring data transfers to/from the MC68661 or MC68652 are shown in figures 4 and 5.

An alternate interfacing technique is to treat the PGC as an independent peripheral device. This necessitates a write character register instruction after the CPU reads or writes a character to or from the R/T.




Figure 4



**MC68652/MC68653 INTERFACE**  
**TYPICAL PROTOCOLS: BISYNC, DDCMP, SDLC, HDLC**




Figure 5

**PGC PROGRAMMING**

The PGC operational mode must be initially programmed by the CPU (see figure 6). The mode register, command register and character class array should be written into, after a power-on-reset or a master reset command. The character class array should be programmed only for the classes pertinent to the application. After a master reset, the character class array is zero which

places all characters in the normal class (included in the BCC accumulation).

**OPERATION**

The PGC should be initially configured by the CPU (via  $\overline{CE1}$ ) prior to systems operation. This is done by loading the mode register, command register and character class array (see PGC PROGRAMMING). Characters may then be loaded into the character

register for BCC accumulation, VRC generation/checking, BTC/SC and DLE-SSC comparisons. See table 3 for a summary of BCC accumulation modes.

BCC accumulation depends on the mode selected.

**BISYNC Normal**

In BISYNC normal mode, all characters loaded into the character register are accumulated except those in the SYN/BISYNC not included class. During receive ( $MR2 = 0$ ), a BTC/SC match will cause the BCC accumulation to stop after the next one (LRC-8) or two (CRC-12 or CRC-16) characters have been accumulated. At that time, if the BCC accumulation does not equal zero, the BCC error bit ( $SR0$ ) will be set and  $\overline{INT}$  will go active if the corresponding mask bit ( $CR4$ ) is enabled ( $= 1$ ). In transmit ( $MR2 = 1$ ), the BCC accumulation is automatically stopped once the BTC/SC character has been accumulated. The CPU must read the BCC upper and BCC lower (CRC-12 or CRC-16) register(s) and transmit them to the R/T.


Note that the received BCCs are not subject to VRC if CRC-16 is selected. If LRC-8 is selected, the received BCC is subject to VRC. An incorrect result will set the VRC error bit ( $SR1$ ). After its accumulation, the least significant 7 bits of BCC upper are checked and a non-zero result will set the BCC error bit ( $SR0$ ). BCCs are not checked against the character class array nor are they compared to the DLE ROM.

Second search character (SSC) detection is enabled so that a DLE-STX or two character communication control sequence can be detected.

Table 3. SUMMARY OF BCC ACCUMULATION MODES


ACCUMULATION MODES	START ACCUMULATION	STOP ACCUMULATION	CHARACTERS EXCLUDED FROM ACCUMULATION
BISYNC normal and BISYNC transparent	Clear BCC registers command  Mode register is loaded with BISYNC or automatic mode  Start accumulation command  Load BCC registers	After BTC has been detected and received BCC is accumulated  After transmitted BTC has been accumulated  Single mode is selected	SYN/BISYNC not included class in normal mode  DLE-SYN/not included class and first DLE of a DLE non SYN pair in transparent mode. These characters are not excluded if preceded by an odd number of DLEs
Automatic	Same as above	Single mode selected	None
Single	Start accumulation command	After each character has been accumulated	Up to user who must generate start accumulation command for each character to be included





**BISYNC Transparent**

BISYNC transparent mode should be used for data blocks beginning with DLE-STX if the DLEs are transferred between MPU and R/T (CE0) or MPU and PGC (CE1), i.e., DLEs are not stripped. VRC should be disabled in this mode. Characters excluded from the BCC accumulation are the first DLE of a DLE-non SYN sequence pair and the DLE-SYN sequence if not preceded by an odd number of DLEs. For example, consider the following transparent mode character string:



In receive and transmit modes, the termination of BCC accumulation works exactly as in BISYNC normal, except that the BTC/SC must be immediately preceded by an odd number of DLEs to be identified as a BTC/SC.

Second search character detection is not enabled in BISYNC transparent.

After a BTC/SC class character is detected by the PGC when receiving in either BISYNC mode, the following one or two characters

are accumulated (depending on LRC-8 or CRC-12/16, respectively) and the PGC will automatically stop further accumulation. However, the PGC can continue the accumulation if a start accumulate command is issued or either BISYNC mode is loaded into the mode register. The start accumulate command should be given to the PGC before loading the character that follows the detected BTC/SC. This procedure enables a special search character to be detected (the BTC/SC detect bit (SR2) will be set and an interrupt generated if CR6 = 1) with the BCC accumulation continuing (see figures 7 and 8).

**Automatic Accumulate**

All characters loaded into the character register are accumulated, BTC/SC and SSC detection is enabled. The BCC accumulation is not automatically terminated. (The MPU must use single accumulate mode to stop the accumulation). When in receive mode, the BCC error bit (SR0) is set/reset after accumulating each character so that the MPU must examine this bit after the last character is accumulated. SR0 = 0 if the accumulated remainder in the BCC register(s) is zero; otherwise SR0 = 1. Examples of use of automatic accumulate mode usage include an R/T (MC68661 or 2651) in transparent DLE/SYN strip mode and asynchronous/synchronous/parallel DDCMP.

**Single Accumulate**

All characters for which a start accumulate command (CR1, CR0 = 01) is given are accumulated and compared against the character class array. If not given, the BCC accumulation is not updated and BTC/SC and SSC detection is disabled. Operation in this mode is otherwise identical to automatic accumulate.

Single accumulate mode can be used to selectively accumulate characters under MPU control or to accumulate characters that were unintentionally excluded in one of the other modes.

**Polynomial Selection and DLE Comparison**

The BCC polynomial may be CRC-16, CRC-12 or LRC-8. The cyclic redundancy check (CRC) is generated by dividing the binary value of a character in the character register by the selected polynomial. The quotient is discarded and the remainder is used as the BCC (two 6-bit characters for CRC-12, two 8-bit characters for CRC-16). CRC-16 uses all 8 bits of each BCC register. CRC-12 uses the least significant 6 bits of the BCC registers. The two most significant bits of the BCC registers are cleared to zero whenever CRC-12 is selected (see figure 3).






EXAMPLES - BISYNC TEXT MESSAGE BCC ACCUMULATION

SHADED AREAS ACCUMULATED  
 Rx = RECEIVE MODE  
 NO DLE / SYN STRIPPING

CHARACTER CLASS ARRAY:  
 SYN BISYNC NOT INCLUDED: SYN, SOH  
 BTC: SC, ETX, ETB, ITB, ENG  
 SSC: STX



NOTES


1. BCC error only for receive mode. In transmit mode, MPU must respond to BTC detect by reading the BCC register(s) and sending them to the R/T. The accumulation is stopped after the BTC is accumulated.
2. ENQ (DLE-ENQ) in a text message should be treated as an abort.
3. Opening SYNs may be stripped by the R/T.
4. The single accumulate mode and command can be used to accumulate a character that inadvertently was excluded. (For example, the DLE of a DLE-STX if the PGC was in transparent mode and there was not a line turnaround prior to the DLE). The single accumulation should be done using CET after the BCC(s) have been accumulated.

Figure 7



## EXAMPLES - BISYNC CONTROL MESSAGES

BTC SC: EOT, NAK  
 SSC: ACK0, ACK1, WACK, RVI  
 SINGLE ACCUMULATION MODE  
 STOPS BCC ACCUMULATION



## NOTES

1. BCC accumulation should be ignored for control messages. This can be effected by single accumulate mode without single accumulate commands.
2. Characters programmed as SSCs should be the binary equivalent of the second character of the DLE-SSC sequence.

Figure 8

When the PGC is in receive mode ( $MR2 = 0$ ), the received BCC will be accumulated. The result will be zero for an error free message.

CRC-12 is used with 6-bit codes. The internal 6-bit transcode DLE character hex 1F is selected by CRC-12. VRC should be disabled ( $MR4 = 0$ ) for CRC-12 operation. The two most significant bits of the character register are ignored when compared to the internal 6-bit DLE. When the character is checked against the character class array, the MSB is ignored and the next MSB (bit 6) is assumed to be zero. If CRC-12 is specified, the user must write to the character class array with bit 6 cleared.

CRC-16 or LRC-8 implies the use of ASCII or EBCDIC although any 7-bit plus parity or 8-bit no parity code may be used (with DLE = hex 10 or hex 90). The DLE character compare is on an 8-bit basis with the generated parity (if VRC is enabled) as the MSB. When

the character is compared against the character class array, the MSB is not used. This may result in a false BTC or SSC detection if there is a VRC error. However, the VRC error bit (SR1) will be set under that condition.

The LRC-8 is generated by the exclusive OR of the 7 least significant bits of the character register and the BCC upper. The most significant bit of the LRC-8 check character is a vertical odd/even parity bit ( $MR5 = 0/1$ ), which is generated on the least significant bits of that character. The selection of LRC-8 implies VRC is enabled and that only the BCC upper is used for the BCC accumulation. The BCC lower remains unchanged from previous setting.

## VRC Generation and Detection

Parity (VRC) is enabled by  $MR4$  and specified as odd or even by  $MR5$ . VRC should be disabled when in BISYNC transparent mode and whenever CRC-12 or CRC-16 (EBCDIC)

is selected as the BCC polynomial.  $MR4 = 1$  enables VRC generation and detection for both receive and transmit operations. Characters loaded into the character register will have VRC generated on the least significant 7 bits with the generated parity bit written into the character register MSB. If the generated parity does not match the MSB of the loaded character, the VRC error bit (SR1) is set and  $\overline{INT}$  asserted if the corresponding mask bit was enabled ( $CR5 = 1$ ). Thus, if 7-bit characters are to be transmitted with VRC,  $CR5$  should be zero and SR1 ignored. 8-bit characters with a VRC bit in the MSB position are parity checked by the PGC in both transmit (to R/T) and receive (from R/T) modes, i.e., the PGC operates as a data bus parity checker.

## CHARACTER CLASSES

## Normal (Included in the Accumulation)

Any character that belongs to this class is normal data, i.e., the character is not a communication control or other special character. Characters in this class are always accumulated in BISYNC, automatic and single accumulation modes.

## SYN Character / BISYNC Not Included

SYN characters are never accumulated in BISYNC normal accumulation mode. In BISYNC transparent accumulation mode, the DLE-SYN character pair is not accumulated, but a SYN not preceded by a DLE is accumulated. (DLE is implied as an odd number of DLEs).

## Block Terminating Character (BTC)/Search Character (SC)

BTC/SC characters have two functions in the PGC: termination of BCC accumulation and character detection. In BISYNC transparent mode, a BTC/SC must be preceded by an odd number of DLEs to be recognized.

## • Termination of BCC Accumulation

In BISYNC normal and transparent accumulation modes, the PGC will stop the accumulation upon the detection of the BTC/SC character. Examples of BTCs are ETX, ETB, ITB, ENQ.

In receive mode, the accumulation is stopped after the following one (LRC-8) or two (CRC-12, CRC-16) character(s) have been accumulated. In transmit mode, the accumulation is stopped after the BTC/SC character has been accumulated. The BTC/SC character is always accumulated in all of the accumulation modes.



**• Character Detection**

BTC/SC characters will be detected in any of the four accumulation modes when that character is being accumulated. The BTC/SC status bit (SR2) is set on detection. Since detection also stops BISYNC BCC accumulation, the BISYNC accumulation must be restarted if the character is not a BTC. This can be effected by loading BISYNC mode into the mode register or generating a start accumulation command.

**Second Search Character Class (SSC)**

Control functions in character oriented data link control procedures can be represented by a sequence of two characters, the first character being a DLE. Examples include ACK0, ACK1, WACK, RVI, DISC, WBT and the initiation of transparent text (DLE-STX). The PGC will detect such sequences, except in BISYNC transparent mode, when an SSC class character is being accumulated after being immediately preceded by an odd

number of DLEs. Under those conditions, the SSC status bit (SR3) will be set.

The SSC character is always accumulated in all of the accumulation modes.

**REGISTER BIT DESCRIPTION**

The operation of the PGC is determined by programming the mode register and the command register. The status register provides feedback on potential interrupt conditions. Formats of these registers are shown in table 4.

**Table 4. PGC REGISTER BIT FORMATS**




Table 5. BCC ACCUMULATION BY CHARACTER CLASS

CR3	CR2	CLASS	BISYNC NORMAL	BISYNC TRANSPARENT	AUTOMATIC ACCUM	SINGLE ACCUM
0	0	Normal	Yes	Yes	Yes	Yes
0	1	SYN/BISYNC not included	No	Yes, unless preceded by an odd number of DLEs	Yes	Yes
1	0	BTC/SC	Yes	Yes	Yes	Yes
1	1	SSC*	Yes	Yes	Yes	Yes

## NOTE

\*Preceded by DLE

**Mode Register**

The mode register defines general PGC operation characteristics. MR1 and MR0 = 00 permit the character class array to be programmed. These bits will be zero after a power on or master reset command. After the character class array is programmed, these bits should be set to 01, 10, or 11 to select the CRC-16, CRC-12 or LRC-8 polynomials.

MR2 (Tx/ $\bar{R}x$ ) determines whether or not the PGC is to generate (Tx) or generate and check (Rx) the BCC. It is used with  $\bar{R}/W$  to determine if the data bus is to be loaded into the character register when  $\overline{CE0}$ ,  $\overline{CE1}$ , A1, A0 = 0100.

If MR2 = 1: 1) the PGC will generate the BCC, but will never set the BCC error bit (SR0). 2) If the  $\bar{R}/W$  pin is high when  $\overline{CE0}$ ,  $\overline{CE1}$ , A1, A0 = 0100, then the data bus will be loaded into the character register. If  $\bar{R}/W$  is low under these conditions, the PGC is not selected.

If MR2 = 0: 1) the PGC will accumulate the BCC and set the BCC error bit (SR0) when appropriate. 2) If the  $\bar{R}/W$  pin is low when  $\overline{CE0}$ ,  $\overline{CE1}$ , A1, A0 = 0100, then the data bus will be loaded into the character register. If  $\bar{R}/W$  is high under these conditions, the PGC is not selected.

MR3 is a  $\overline{CE1}$  accumulate/compare enable bit. If MR3 = 0, characters loaded into the character register by  $\overline{CE1}$  are not accumulated, checked against the character class array, or compared to the DLE ROM. Parity will be generated and checked if VRC is enabled (MR4 = 1). The primary use of MR3 = 0 is to generate parity on a 7-bit character which is to be transmitted to an R/T. The MPU loads the character register with the 7-bit character and reads the 8-bit VRC generated character via  $\overline{CE1}$ . This 8-bit character is then transferred to the R/T via  $\overline{CE0}$ . Another application of MR3 = 0 is for a CPU to interleave parity checking on memory data ( $\overline{CE1}$ ) with on line R/T data transfers ( $\overline{CE0}$ ).

If MR3 = 1, characters loaded into the character register by  $\overline{CE1}$  will be accumulated (according to the BCC accumulation mode selected) and compared against the char-

acter class array and DLE ROM. This bit setting should be used when the MPU/DMA controller sends data characters to be accumulated or compared to the PGC and the R/T is inactive (off line). If the R/T were active, then a DLE or BTC loaded into the character register via  $\overline{CE0}$  would cause incorrect accumulation and character comparisons if the next character was loaded via  $\overline{CE1}$ .

MR4 is a VRC enable bit. If MR4 = 1, VRC is enabled as odd/even by MR5. VRC is generated on the 7 LS bits of the character and the MS bit is checked against the generated parity. If not equal, SR1 is set. If MR4 = 0, VRC is not enabled. MR4 = 0 is used for BISYNC transparent mode with ASCII code, and for both BISYNC modes for EBCDIC and SBT.

MR5 is an odd/even VRC bit. If MR5 = 1, the total number of 1 bits in the character including the parity bit is odd. If MR5 = 0, the total number of bits is even. This bit is ignored if MR4 = 0.

MR7, MR6 select the BCC accumulation mode. These modes have been previously discussed in the operation section.

**Command Register**

The command register contains four interrupt enables, a 2-bit character class code used when programming the character class array, and 2 bits that specify three one time commands and a NOP.

CR1, CR0 = 00 is a NOP. This bit setting is used when changing CR7-CR2 without affecting any of the 3 one time commands.

CR1, CR0 = 01 is a start BCC accumulation command. In single accumulation mode, the

character accumulated is the character that is in the character register at the time the command is given. The accumulation stops immediately after the character has been accumulated. If the command is given in either of the BISYNC or automatic accumulation modes, it enables the PGC to accumulate the BCC starting with the *next* character loaded into the character register. This is a means of restarting a BISYNC normal accumulation after detection of a BTC/SC that is not a valid BTC (example; CR, LF, TAB). In all accumulation modes, a previously detected DLE will not be cancelled by this command.

CR1, CR0 = 10 is a clear BCC registers command. Both BCC registers are cleared along with the associated internal pointer and SR0-SR3. The pointer points to BCC upper.  $\overline{INT}$  is forced high. This command permits BCC accumulation, starting with the next character loaded into the character register in BISYNC or auto modes. Single accumulate mode requires a start BCC accumulation command.

CR1, CR0 = 11 is a master reset command. All internal registers (except the character register), the internal pointer, and the entire character class array are cleared.  $\overline{INT}$  is negated.

CR3 and CR2 are used for programming the character class array. During a write character class array instruction, the character corresponding to the 7 LS bits of the data bus is placed in the class contained in CR3 and CR2. The encoded character classes control the accumulation of the associated character as shown in table 5.

Detection operates under the conditions shown in table 6.

Table 6. BTC/SC AND SSC DETECTION CONDITIONS

CLASS	BISYNC NORMAL	BISYNC TRANSPARENT	AUTO ACCUM	SINGLE ACCUM
BTC/SC	Yes	Yes*	Yes	Yes †
SSC	Yes*	No	Yes*	Yes* †

## NOTES

\* Only if immediately preceded by an odd number of DLEs.

† Start accumulate command necessary for detection.



CR7, CR6, CR5, CR4 are interrupt enables that individually enable/disable INT when the corresponding status register condition is true (set). Each bit is set in order to enable INT upon the condition. Each bit is reset to disable INT upon the condition. The state of these bits may be read via the status register (SR7, SR6, SR5, SR4).

The corresponding status bits (SR3, SR2, SR1, SR0) are set independent of the interrupt enables. The bit assignments are:

- CR4 - BCC error interrupt enable
- CR5 - VRC error interrupt enable
- CR6 - BTC/SC detect interrupt enable
- CR7 - DLE-SSC detect interrupt enable

**Status Register**

This register reflects the status of the 4 conditions that are potential interrupt (INT) sources and the 4 interrupt enables in the command register. A status register read clears SR0, SR1, SR2, SR3 and deactivates INT. These bits are also cleared by a master reset or clear BCC command.

SR0 is a BCC error bit. This bit can only be set in receive mode (MR2 = 0). In BISYNC normal and BISYNC transparent modes, SR0 will be set/reset once the accumulation has been stopped by the detection of the BTC/SC character and accumulation of the BCC(s).

In automatic and single accumulate modes, SR0 is set/reset after each character in the character register has been accumulated.

The rules for the detection of a BCC error are:

- SR0 = 1 LRC-8: 7 least significant bits of BCC upper ≠ 0  
CRC-12, CRC-16: BCC upper or BCC lower ≠ 0
- SR0 = 0 LRC-8: 7 least significant bits of BCC upper = 0  
CRC-12, CRC-16: BCC upper and BCC lower = 0

SR1 is a VRC error bit. When set, this bit reports a character parity error (on receive or transmit) when parity is enabled (MR4 = 1). Parity is odd/even as specified by MR5. The parity bit will be regenerated in the character register.

SR2 is a BTC/SC detect bit. When set, this bit indicates the character being accumulated is of the BTC/SC class for BISYNC normal, automatic and single accumulate modes. In BISYNC transparent mode, the BTC/SC character being accumulated must be immediately preceded by an odd number of DLEs for this bit to be set.

SR3 is a DLE SSC detect bit. This bit can

only be set when in BISYNC normal, auto, or single accumulate modes. When set, it indicates that the character being accumulated is of the SSC class when that character was immediately preceded by an odd number of DLEs.

SR7, SR6, SR5, SR4 are interrupt enables. These 4 bits reflect the state of the interrupt enable command bits CR7, CR6, CR5, as follows:

- SR4 - BCC error
- SR5 - VRC error
- SR6 - BTC/SC detect
- SR7 - SSC detect

**APPLICATIONS INFORMATION  
Dedicated PGC**

The most efficient use of the MC68653 is to dedicate one to each R/T for two way alternate (half duplex) operation or two to each R/T for two way simultaneous (full duplex) operation (see figure 9). The MPU configures each PGC (using CE1) by initializing the mode register, command register, and character class array. Data transfers to or from the R/T can then be on a DMA basis with each receiver holding register ready signal used as a read request (RREQ) and each transmit holding register available signal used as a write request (WREQ) to the DMA controller. The MPU needs only to respond to enabled interrupts from each of the PGCs. The individual INT outputs can be wire-OR'd into a single MPU interrupt with one pull up resistor. Each PGC in this system has a unique address that is decoded into the respective chip enables.

The MPU or DMA controller could send a block of memory data to the PGC to be error checked without sending that data to the R/T. In that case, CE1 is used.

**Multiplexed PGC**

One PGC may be time-shared among a few R/Ts if the MPU saves and restores the mode register and partial BCC result in the

BCC registers. These registers are accessed via CE1. There must be a separate save area for each R/T (serial channel) and a channel pointer indicating the last R/T that transferred or received a data character (see figure 10).

The loading of the BCC registers will clear SR0-SR3 and all previously detected special characters, i.e., DLE, BTC/SC, BCC (BISYNC modes). The BCC accumulation will start again when the next character is loaded into the character register in all accumulation modes except single. That mode requires a start accumulation command.

Figures 11 and 12 represent software flow diagrams for transmit and receive service requests. Note that interrupts from all other R/Ts must be masked during a read or write to the BCC registers so as not to affect the internal BCC address pointer. It is recommended that all R/T interrupts be masked while servicing an interrupt that accesses any PGC register.

**BISYNC Operation**

Table 7 is a concise listing of MC68661/2651 operating modes with recommended corresponding MC68653 BCC accumulation modes.

**Character Comparator**

The PGC can be used as a programmable data bus character comparator which monitors data bus transfers (MPU — peripheral, MPU — MPU, MPU — memory, memory — peripheral (via DMA)). The user selectively loads the character class array with BTC/SC and SSC characters to be compared. Status bits will be set and an interrupt can be generated upon SC and DLE - SSC detection. A match on one to 128 different characters or DLE - SSC sequences can be programmed.

Figure 13 depicts an arrangement where the DMA controller or slave MPU handles data bus transfers, the PGC interrogates the data bus, and the host MPU responds to PGC interrupts.

**Table 7. BISYNC (ANSI 3.28, ISO 1745) Modes for MC68661/2651 and MC68653**

MC68661/2651 OPERATING MODES	MC68653 BCC ACCUMULATION MODES
Sync normal non-strip	BISYNC normal
Sync transparent non-strip	BISYNC transparent
Normal SYN/DLE strip <sup>1</sup>	BISYNC normal
Transparent SYN/DLE strip <sup>1</sup>	Automatic accumulate <sup>2</sup>
Async (with SYN/DLE characters)	BISYNC normal

NOTES

1. MPU should switch to non-strip mode after BTC detect. Otherwise a received BCC could be inadvertently stripped.
2. SSC detect should be ignored.



ONE PGC PER RECEIVER/TRANSMITTER





Figure 9

PGC SERVICES MULTIPLE RECEIVERS/TRANSMITTERS



ONE PGC IS TIME-SHARED BY THREE R/Ts.  
 THE MPU READS AND RESTORES THE PARTIAL BCC  
 REMAINDER FOR EACH SERIAL CHANNEL.

Figure 10



MULTIPLEXED PGC - TRANSMIT TO R/T




Figure 11

MULTIPLEXED PGC - RECEIVE FROM R/T





Figure 12



### PGC DATA BUS MONITORING WITH DMA TRANSFERS



APPLICATIONS INCLUDE CHARACTER ARRAY COMPARISONS, VRC AND OR BCC CHECKS ON THE DATA BUS.

NOTE  
\*MPU Initializes DMA controller for each block transfer of data

Figure 13

### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

PARAMETER	RATING	UNIT
Operating ambient temperature <sup>2</sup>	0 to +70	°C
Storage temperature	-65 to +150	°C
All voltages with respect to ground <sup>3</sup>	-0.5 to +6.0	V

#### NOTES

- Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operation sections of this specification is not implied.
- For operating at elevated temperatures the device must be derated based on +150°C maximum junction temperature and thermal resistance of 80°C/W junction to ambient (ceramic package) or 137°C/W (plastic package).
- This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. However, it is suggested that conventional precautions be taken to avoid applying any voltages larger than the rated maxima.

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance			
Ceramic	$\theta_{JA}$	80	°C/W
Plastic		140	
Cerdip		80	

### POWER CONSIDERATIONS

The average chip-junction temperature,  $T_J$ , in °C can be obtained from:

$$T_J = T_A + (P_D \cdot \theta_{JA}) \quad (1)$$

Where:

$T_A$  = Ambient Temperature, °C

$\theta_{JA}$  = Package Thermal Resistance, Junction-to-Ambient, °C/W

$P_D = P_{INT} + P_{PORT}$

$P_{INT} = I_{CC} \times V_{CC}$ , Watts — Chip Internal Power

$P_{PORT}$  = Port Power Dissipation, Watts — User Determined

For most applications  $P_{PORT}$ ,  $P_{INT}$  and can be neglected.  $P_{PORT}$  may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{PORT}$  is neglected) is:

$$P_D = K \div (T_J + 273^\circ\text{C}) \quad (2)$$

Solving equations 1 and 2 for K gives:

$$K = P_D \cdot (T_A + 273^\circ\text{C}) + \theta_{JA} \cdot P_D^2 \quad (3)$$

Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K the values of  $P_D$  and  $T_J$  can be obtained by solving equations (1) and (2) iteratively for any value of  $T_A$ .





**DC ELECTRICAL CHARACTERISTICS**  $T_A = 0^\circ\text{C to } 70^\circ\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 5\%$ 

CHARACTERISTIC	Symbol	Min	Max	Unit
Input High Voltage	$V_{IH}$	2.0	—	V
Input Low Voltage	$V_{IL}$	—	0.8	V
Input Leakage Current ( $V_{IN} = 0$ to $5.25\text{ V}$ )	$I_{in}$	—	10	$\mu\text{A}$
Output High Voltage ( $I_{OH} = -400\ \mu\text{A}$ )	$V_{OH}$	2.4	—	V
Output Low Voltage ( $I_{OL} = 2.2\ \text{mA}$ )	$V_{OL}$	—	0.45	V
Output Leakage Current ( $V_{OUT} = 0$ to $5.25\text{V}$ )	$I_{OL}$	—	10	$\mu\text{A}$
	Data Bus Open Drain	—	10	
Internal Power Dissipation (Measured at $T_A = T_L$ )	$P_{INT}$	—	375	mW

**AC CHARACTERISTICS**  $T_A = 0^\circ$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 5\%$ <sup>1, 2, 3</sup>

CHARACTERISTIC	Symbol	Min	Max	Unit
Chip Enable Pulse Width Active	$t_{CE}$	250	—	ns
Chip Enable Pulse Width Inactive, Period D	$t_{CED}$	1750	—	ns
Chip Enable Pulse Width Inactive, Period C <sup>1</sup>	$t_{CEC}$	1750	—	ns
Address Setup	$t_{AS}$	10	—	ns
Address Hold	$t_{AH}$	10	—	ns
Control Setup	$t_{CS}$	10	—	ns
Control Hold	$t_{CH}$	10	—	ns
Data Setup <sup>2</sup>	$t_{DSW}$	150	—	ns
Data Hold	$t_{DHW}$	10	—	ns
Data Delay Time For Read <sup>3</sup>	$t_{DDR}$	—	200	ns
Data Bus Float Time For Read <sup>3</sup>	$t_{DFR}$	—	100	ns
Interrupt Low Delay <sup>4</sup>	$t_{INTL}$	—	1600	ns
Interrupt High Delay <sup>4</sup>	$t_{INTH}$	—	600	ns

1.  $t_{CEC} = 600\text{ns}$  during PGC initialization when no BCC accumulation is in progress.2.  $t_{DS} = 50\text{ns}$  whenever  $\overline{CE0}$  is used.3. Test conditions:  $C_L = 150\ \text{pF}$ .

4. INT is an open drain output.



PGC TIMING




Figure 14

**MC68000-to-MC68661 and MC68653 INTERFACE CIRCUIT**

This circuit allows the MC68661 Enhanced Programmable Communications Interface (EPCI) and the MC68653 Polynomial Generator Checker (PGC) to be interfaced asynchronously to the MC68000 MPU bus. The circuit generates the chip-enable signals for both peripherals and the  $\overline{DTACK}$  signal for the delay period of the peripherals for reliable operation. The interface circuit is shown in Figure 15.

The PGC has two chip-enable pins ( $\overline{CE0}$  and  $\overline{CE1}$ ).  $\overline{CE0}$  is used to access the character register used to accumulate the CRC. The  $\overline{CE0}$  input can also be used to select the data register of the EPCI and thus a write to both the EPCI and the PGC can be made at the same time.  $\overline{CE1}$  is used to select the command and status registers in the PGC and should be decoded at a different address. Since the  $\overline{CE}$  period for the EPCI ( $t_{CED}$ ) is 600 ns, it cannot be accessed and then re-accessed sooner than 600 ns. A number of MC68000 instructions cause accesses to the same address on

successive bus cycles, the worst case being two consecutive read instructions. When this occurs, AS is re-asserted in a minimum of 1.5 clock cycles (187 ns at 8 MHz). This violates  $t_{CED}$  on the EPCI and  $t_{CED}$  and  $t_{CED}$  on the PGC ( $t_{CED} = t_{CED} = 1750$  ns on the PGC). In order to prevent the PGC from being re-accessed during this period, the  $\overline{CE}$  signals must be delayed. A state machine consisting of a 74LS161 binary counter and a 74LS74 D flip-flop are used as a digital "one shot" to generate an INHIBIT signal to delay access to the EPCI and PGC until the delay period has expired. If both the EPCI and PGC are used, the time delay should be 1750 ns or 14 clock cycles at 8 MHz. The state machine is programmed to count 14 cycles and then halt. If only the EPCI is connected, the time delay should be 600 ns which corresponds to a minimum of 5 cycles.

Both the EPCI and the PGC have 8-bit data buses. These buses are connected to the lower byte of the MPU data bus (D0-D7) but,

since both data strobes are used in the decode, either word or byte operations may be performed. If a word read operation is performed, the upper byte read will contain undefined data.

A timing diagram for the circuit in Figure 15 is shown in Figure 16. Two consecutive read bus cycles are used to show the delayed access by the INHIBIT signal. During the first read, INHIBIT is low allowing the access to occur. The rising edge of  $\overline{CE}$  starts the counter and INHIBIT is set high. The next access is disabled by the INHIBIT delaying  $\overline{CE}$  and the ENABLE signal generated by flip-flop U. When the counter times out, INHIBIT goes low allowing  $\overline{CE}$  to reach the peripheral and generating  $\overline{DTACK}$ . Timing for a write cycle is shown in Figure 17.

If the clock rate for the MC68000 is not 8 MHz, the number of clock cycles should be adjusted to meet the required time delay.








FIGURE 15 — MC68000 INTERFACE CIRCUIT FOR THE MC68653/MC68661





NOTE:  
1. LEADS WITHIN 0.13 mm (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION.


DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	20.07	20.57	0.790	0.810
B	7.11	7.62	0.280	0.300
C	2.67	3.81	0.105	0.150
D	0.38	0.53	0.015	0.021
F	0.76	1.40	0.030	0.055
G	2.54 BSC		0.100 BSC	
H	0.76	1.78	0.030	0.070
J	0.20	0.30	0.008	0.012
K	3.56	4.06	0.140	0.160
L	7.62 BSC		0.300 BSC	
M	10°		10°	
N	0.38	1.40	0.015	0.055




CASE 690-11

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	18.80	21.34	0.740	0.840
B	6.10	6.60	0.240	0.260
C	4.06	5.08	0.160	0.200
D	0.38	0.53	0.015	0.021
F	1.02	1.78	0.040	0.070
G	2.54 BSC		0.100 BSC	
H	0.38	2.41	0.015	0.095
J	0.20	0.38	0.008	0.015
K	2.92	3.43	0.115	0.135
L	7.62 BSC		0.300 BSC	
M	10°		10°	
N	0.51	1.02	0.020	0.040

NOTES:  
1. LEADS WITHIN 0.13 mm (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION.  
2. DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.  
3. DIMENSION "B" DOES NOT INCLUDE MOLD FLASH.  
4. "F" DIMENSION IS FOR FULL LEADS. "HALF" LEADS ARE OPTIONAL AT LEAD POSITIONS 1, 8, 9, and 16).  
5. ROUNDED CORNERS OPTIONAL.




CASE 648-05



1. LEADS WITHIN 0.13 mm (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION.  
2. PACKAGE INDEX: NOTCH IN LEAD NOTCH IN CERAMIC OR INK DOT.  
3. DIM "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.  
4. DIM "A" AND "B" DO NOT INCLUDE GLASS RUN-OUT.  
5. DIM "F" MAY NARROW TO 0.76 mm (0.030) WHERE THE LEAD ENTERS THE CERAMIC BODY.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	19.05	19.94	0.750	0.785
B	6.10	7.49	0.240	0.295
C	-	5.08	-	0.200
D	0.38	0.53	0.015	0.021
F	1.40	1.78	0.055	0.070
G	2.54 BSC		0.100 BSC	
H	0.51	1.14	0.020	0.045
J	0.20	0.30	0.008	0.012
K	3.18	5.08	0.125	0.200
L	7.62 BSC		0.300 BSC	
M	15°		15°	
N	0.51	1.02	0.020	0.040



CASE 620-06

Published by Motorola Inc. with portions copied by permission of Signetics Corporation.



**MOTOROLA Semiconductor Products Inc.**

3501 ED BLUESTEIN BLVD., AUSTIN, TEXAS 78721 • A SUBSIDIARY OF MOTOROLA INC.





FIGURE 17 — WRITE CYCLE TIMING

Motorola reserves the right to make changes to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.





NOTE: THE SECOND READ CYCLE IS DELAYED 14 CLOCK CYCLES BY THE INSERTION OF WAIT CYCLE

FIGURE 16 — TIMING FOR TWO CONSECUTIVE READ CYCLES

