

MB81C4258-70/-80/-10/-12

CMOS 1,048,576 BIT STATIC COLUMN MODE DYNAMIC RAM

CMOS 262,144 x 4 BIT Static Column Mode Dynamic RAM

The Fujitsu MB81C4258 is CMOS fully decoded dynamic RAM organized as 262,144 words x 4 bits. The MB81C4258 has been designed for mainframe memories, buffer memories, and video image memories requiring high speed, high-band width output with low power dissipation, as well as for memory systems of handheld computers which need very low power dissipation.

Fujitsu's advanced three-dimensional stacked capacitor cell technologymakes the MB81C4258 High (X-ray soft error immunity and long refresh time.

The CMOS circuits can be used as peripheral circuits. In addition, low power dissipation and high speed operation are realized.

The specification is applied to "BC" version revised with intent to realized faster access time. So faster speed version (70ns and 80ns) are available on this chip.

PRODUCT LINE & FEATURES


Parameter	MB81C4258 -70	MB81C4258	MB81C4258	MB81C4258				
RAS Access Time	70ns max.	80ns max.	100ns max.	120ns max.				
Random Cycle Time	140ns min.	155ns min.	180ns min.	210ns min.				
Address Access Time	43ns max.	45ns max.	50ns max.	60ns max.				
CAS Access Time	25ns max.	25ns max.	25ns max.	35ns max.				
Static Column Mode Cycle Time	48ns min.	50ns min.	55ns min.	65ns min.				
Low Power Dissipation	413mW max.	385mW max.	330mW max.	275mW max.				
 Operating current Standby current 	11mW max. (TTL level) / 5.5mW max. (CMOS level)							

- 262,144 words x 4 bits organization
- Silicon gate, CMOS, 3D–Stacked Capacitor Cell
- All input and output are TTL compatible
- 512 refresh cycles every 8.2 ms
- Early write OE controlled write capability
- RAS only, CAS-before RAS, or Hidden
- Static Column Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance

ABSOLUTE MAXIMUM RATINGS (see NOTE)

Paramete		Symbol	Value	Unit
Voltage at any pin relativ	e to VSS	V _{IN} , V _{OUT}	-1 to +7	٧
Voltage of V _∞ supply re	lative to VSS	Vcc	−1 to +7	٧
Power Dissipation		PD	1.0	w
Short Circuit Output Curr	ent		50	mA
Storage Temperature	Ceramic	J 7 [-55 to +150	°c
	Plastic	Твта	-55 to +125	

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



DIP-20P-M03



DIP-20C-A03




LCC-26P-M04



ZIP-20P-M02


This device contains circulary to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE (T_A= 25°C, f = 1MHz)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance, A0 to A8	C _{IN1}		5	ρF
Input Capacitance, RAS, CAS, WE, OE	C _{IN2}		5	pF
Input/Output Capacitance, DQ1 to DQ4	C _{DQ}	-	6	ρF

PIN ASSIGNMENTS AND DESCRIPTIONS



RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min	Тур	Max	Unit	Ambient Operating Temp	
Supply Vallage		V _{CC}	4.5	5.0	5.5	V		
Supply Voltage		V _{SS}	0	0	0	V		
Input High Voltage, all inputs	1	VIH	2.4	_	6.5	٧	0 °C to +70 °C	
Input Low Voltage, all inputs	1	VIL	-2.0	_	0.8	٧		
Input Low Voltage, DQ(*)	1	VILD	-1.0	_	0.8	٧		

^{*:} Undershoots of up to -2.0 volts with a pulse width not exceeding 20ns are acceptable.

FUNCTIONAL OPERATION

ADDRESS INPUTS

Eighteen input bits are required to decode any four of 1,048,576 cell addresses in the memory matrix. Since only nine address bits are available, the column and row inputs are separately strobed by CAS and RAS as shown in Figure 1. First, nine row address bits are input on pins A0-through-A8 and latched with the row address strobe (RAS) then, nine column address bits are input and latched with the column address strobe (CAS). Both row and column addresses must be stable on or before the falling edge of CAS and RAS, respectively. The address latches are of the flow-through type; thus, address information appearing after that (min)+ t_T is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of WE. When WE is active Low, a write cycle is initiated; when WE is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Input data is written into memory in either of three basic ways—an early write cycle, an \overline{OE} (delayed) write cycle, and a read-modify-write cycle. The falling edge of \overline{WE} or \overline{CAS} , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data (DQ1-DQ4) is strobed by \overline{CAS} and the setup/hold times are referenced to \overline{CAS} because \overline{WE} goes Low before \overline{CAS} . In a delayed write or a read-modify-write cycle, \overline{WE} goes Low after \overline{CAS} ; thus, input data is strobed by \overline{WE} and all setup/hold times are referenced to the write-enable signal.

DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

tRAC: from the falling edge of RAS when tRCD (max) is satisfied.

tCAC: from the falling edge of CAS when tRCD is greater than tRCD (max).

tAA : from column address input when that is greater than that (max).

tOEA: from the falling edge of \overline{OE} when \overline{OE} is brought Low after tRAC, tCAC, or tAA.

The data remains valid until either CAS or $\overline{\text{OE}}$ returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

STATIC COLUMN MODE OF OPERATION

The static column mode operation allows continuous read, write, or read-modify-write cycle within a row byapplying new column address. In the static column mode, RAS can be kept low throughout static column mode operation. The following four cycles are allowed in the static column mode.

DC CHARACTERISTICS
(Recommended operating conditions unless otherwise noted) Notes 3

(*	3		iless otherwise noted) - r	lotes 3				
Parami	er Notes	Symbol	Conditions	Min	Values Typ	Max	Unit	
Output high voltage		V _{OH}	I _{OH} = –5 mA	2.4	_	-	v	
Output low voltage		V _{OL}	l _{OL} = 4.2 mÅ	_	- - 0.4] `	
Input leakage current	(any input)	¹ I(L)	0V≤V _{IN} ≤ 5.5V; 4.5V≤V _{CC} ≤ 5.5V; V _{SS} = 0V; All other pins not under test = 0V	-10	-	10	μΑ	
Output leakage currer	nt	I DQ(L)	0V≤V _{OUT} ≤ 5.5V; Data out disabled	-10	_	10		
	MB81C4258-70					75		
Operating current (Average Power	MB81C4258-80		RAS & CAS cycling;			70	mA mA	
supply Current)	MB81C4258-10	l _{CC1}	tac = min	_		60		
2	MB81C4258-12					50		
Standby current (Power supply	TTL level	l _{CC2}	RAS = CAS =V _H			2.0		
current)	CMOS level	·CC2	RAS = CAS ≥ V _{CC} -0.2V	_	_	1.0		
	MB81C4258-70					70	. mA	
Refresh current #1	MB81C4258-80		CAS = VIH, RAS cycling;		_	65		
(Average power sup- ply current) 2	MB81C4258-10	l cc3	tac = min			55		
_	MB81C4258-12					45	1	
	MB81C4258-70					37		
Static Column	MB81C4258-80		RAS = CAS = V			35		
Mode current 2	MB81C4258-10	CC4	tsc ≃ min		_	30	mA	
	MB81C4258-12					23	1	
Refresh current #2 (Average power supply current) 2	MB81C4258-70					70	mA	
	MB81C4258-80		RAS cycling; CAS-before-RAS:		_	65		
	MB81C4258-10	I _{CC5}	CAS-before-HAS; trc = min			55		
	MB81C425812					45		

AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

Na	No. Parameter Notes		MB81C4258-70		MB81C4258-80		MB81C4258-10		MB81C4258-12		
NO.	Parameter Notes	Symbol	Min	Max	Min	Max	Min	Max	Min	Mex	Unit
1	Time Between Refresh	t REF		8.2		8.2		8.2		8.2	ms
2	Random Read/Write Cycle Time	t RC	140		155		180		210	_	ns
3	Read-Modify-Write Cycle Time	t _{RWC}	197		212		240		275		ns
4	Access Time from RAS 6,9	t _{RAC}		70		80		100		120	ns
5	Access Time from CAS 9	t _{CAC}		25	_	25		25		35	ns
6	Column Address Access Time 8,9	t _{AA}		43		45		50		60	ns
7	Output Hold Time	t _{OH}	7		7	_	7		7		ns
8	Output Buffer Turn On Delay Time	t _{ON}	5		5		5	-	5	_	ns
9	Output Buffer Turn off Delay Time 10	t _{OFF}		25	_	25		25	_	25	ns
10	Transition Time	t _T	3	50	3	50	3	50	3	50	ns
11	RAS Precharge Time	t _{RP}	60		65	_	70	_	80	_	ns
12	RAS Pulse Width	t _{RAS}	70	100000	80	100000	100	100000	120	100000	ns
13	RAS Hold Time	t _{RSH}	25	_	25	_	30	_	35	_	ns
14	CAS to RAS Precharge Time	t _{CRP}	0		0	_	0		0	_	ns
15	RAS to CAS Delay Time 11,12	t _{RCD}	20	45	22	55	25	70	25	85	ns
16	CAS Pulse Width	t _{CAS}	25	_	25	_	30	_	35	_	ns
17	CAS Hold Time 23	t _{CSH}	70	_	80	_	100	_	120		ns
18	CAS Precharge Time (C-B-R cycle)	t _{CPN}	15	_	15		15	-	15	_	ns
19	Row Address Set Up Time	t ASR	0	_	0	_	0	_	0	_	ns
20	Row Address Hold Time	t RAH	10	_	12		15	-	15	_	ns
21	Column Address Set Up Time 7	t ASC	0	_	0	_	0	_	0	_	ns
22	Column Address Hold Time 7	t _{CAH}	20	_	20	_	20	_	25		ns
23	RAS to Column Address Delay Time 13	t _{RAD}	15	27	17	35	20	50	20	60	пѕ
24	Column Address to RAS Lead Time	t RAL	43		45	_	50		60	_	ns
25	Read Command Set Up Time	tacs	0	_	0	_	0	- 1	0	_	ns
26	Read Command Hold Time Referenced to RAS	t _{RRH}	0	_	0	_	0	_	0	_	ns
27	Read Command Hold Time Referenced to CAS	t _{RCH}	0	_	0	-	0	_	0		ns
28	Write Command Hold Time	1 _{WCH}	20	_	20	_	20	_	25	_	ns
29	WE Pulse Width	t _{WP}	15		15	_	15		20	_	ns
30	Write Command to RAS Lead Time	t _{RWL}	22		22	_	25	_	30		ns
31	Write Command to CAS Lead Time	t _{CWL}	17	_	17	-	20	_	25	_	ns
32	DIN set Up Time	t _{DS}	0		0		0	-	0		ns
33	DIN Hold Time	t _{DH}	20	_	20	_	20		25	_	ns

AC CHARACTERISTICS (Continued) (At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5


Na.	n		MB81C4258-70		MB81C4258-80		MB81C4258-10		MB81C4258-12		
No.	Parameter Notes	Symbol	Min	Мах	Min	Max	Min	Max	Min	Max	Unit
34	RAS Precharge time to CAS Active Time (Refresh cycles)	t _{RPC}	0	_	0	_	0	-	0	-	ns
35	CAS Set Up Time for CAS-before- RAS Refresh	t _{CSR}	0		0	_	0	_	0	_	ns
36	CAS Hold Time for CAS-before— RAS Refresh	t _{CHR}	15	-	15	_	15		20	_	ns
37	Access Time from OE 9	t OEA	_	22		22		25		30	ns
38	Output Buffer Turn Off Delay 10 from OE	t _{OEZ}	_	25	_	25	-	25	_	25	ns
39	OE to RAS Lead Time for Valid Data	t OEL	10	_	10	_	10	_	10		ns
40	OE Hold Time Referenced to WE 15	t _{OEH}	0		0		0	_	0		ns
41	OE to Data In Delay Time	t _{OED}	25		25	_	25		25	_	ns
42	DIN to CAS Delay Time 16	t _{DZC}	0		0	_	0		0	_	ns
43	DIN to OE Delay Time 16	t _{DZO}	0	_	0	_	0		0	_	ns
44	Access Time from CAS (Counter Test Cycle)	t _{CAT}	_	43	_	45	_	50	_	60	ns
50	Static Column Mode Read/Write Cycle Time	t _{SC}	48	_	50	_	55	_	65	_	ns
51	Static Column Mode Read-Modify-Write Cycle Time	t sawc	121	_	125	_	135	_	155	-	ns
52	Access Time Relative to Last Write 17	t ALW	_	91	_	95	_	105		125	ns
53	Access Time from WE Prechage	t wpa	_	25	_	25	_	30	_	35	ns
54	Output Hold Time for Column Address Change	t _{AOH}	10		10	_	10	_	10	_	ns
55	Column Address Hold Time Referenced to RAS Rising Time	t _{AHR}	15	_	15	_	15	_	15	_	ns
56	Last Write to Column Address Delay Time	t _{LWAD}	25	48	25	50	25	55	30	65	ns
57	Column Address Hold Time Referenced to Last Write	t AHLW	91		95	- :	105		125	_	ns
58	RAS to Second Write Delay Time	t _{RSWD}	70	_	80	_	100	_	120	-	ns
59	WE Inactive Time	t _{WI}	13	_	15	_	15		20		ns
60	Write Set Up Time for Output Disable	t _{WS}	0	_	0		0		0		ns
61	Write Hold Time for Output Disable	t _{WH}	0	_	0	_	0	_	0	_	ns
62	OE Hold Time Referenced to RAS 22	t OEHR	20	_	20	_	20		20	_	ns
63	OE Hold Time Referenced to CAS 22	t OEHC	20	_	20	_	20		20	_	ns
64	Static Column Mode CAS Precharge Time	t _{CP}	15	_	15		15	_	15		ns
65	Write Command Hold Time Referenced to RAS	t whn	5	_	5		5		5		ns

Notes:

- 1. Referenced to VSS
- Icc depends on the output load conditions and cycle rates; The specified values are obtained with the output open.
 Icc depends on the number of address change as PAS - Vii and
 - lcc depends on the number of address change as $\overline{RAS} = VIL$ and $\overline{CAS} = VIH$.
 - Icc1, Icc3 and Icc5 are specified at three time of address change during $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{HL}$.

 Icc4 is specified at one time of address change during $\overline{RAS} = V_{IL}$.
 - Icc4 is specified at one time of address change during RAS = VIII and $\overline{CAS} = VIII$.
- An Initial pause (RAS = CAS = VIH) of 200µs is required after power-up followed by any eight RAS -only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS -before-RAS initialization cycles instead of 8 RAS cycles are required.
- 4. AC characteristics assume tr = 5ns
- V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also transition times are measured between V_{IH} (min) and V_{IL} (max).
- Assumes that t_{RCD} ≤ t_{RCD} (max), t_{RAD} ≤ t_{RAD} (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will be increased by the amount that t_{RCD} exceeds the value shown. Befor to Fig. 2 and 3.
- 7. Assumes that write cycle only.
- 8. If trap≥ trap (max), access time is taa.
- 9. Measured with a load equivalent to two TTL loads and 100 pF.
- toFF and toEZ is specified that output buffer change to high impedance state.
- 11. Operation within the tact (max) limit ensures that tack (max) can be met. tact (max) is specified as a reference point only; if tact is greater than the specified tact (max) limit, access time is controlled exclusively by tack or tax.

- 12. tRCD (min) = tRAH (min)+ 2t T + tasc (min)
- 13. Operation within the trap (max) limit ensures that trac (max) can be met. trap (max) is specified as a reference point only; if trap is greater than the specified trap (max) limit, access time is controlled exclusively by trac or trap.
- 14. Either tran or track must be satisfied for a read cycle.
- 15. Assumes that twcs < twcs (min)
- 16. Either tozo or tozo must be satisfied.
- Assumes that t_{LWAD} ≤ t_{LWAD} (max), t_{RAD} ≤ t_{RAD} (max). If t_{LWAD} is greater than the maximum recommended value shown in this table, t a_{LW} will be increased by the amount that t_{LWAD} exceeds the value shown.
- 18. tanks specified to latch column address by the rising edge of
- Operation within the t_{LWAD} (max) limit ensures that t_{ALW} (max)
 can be met. t_{LWAD} (max) is specified as a reference point only; if
 t_{LWAD} is greater than the specified t_{LWAD} (max) limit, access time
 is controlled by t_{AA}.
- 20. tLWAD (min) = tCAH (min)+ tT(tT 5ns).
- tws and twhare specified as a reference point only. If tws ≥ tws (min) and twh≥ tw+ (min), the data output pin will remain High–Z state through entire cycle.
- 22. Either toehr or toehc is satisfied.
- 23. Assumes that CAS -before-RAS refresh, CAS -before-RAS refresh counter test cycle only.





FUNCTIONAL TRUTH TABLE


Operation Mode	Clock Input				Address Input		Ð	Data		
Operation mode	RAS	CAS	WE	OE	Row	Column	Input	Output	Refresh	Note
Standby	Н	Н	х	х	_		_	High-Z	_	
Read Cycle	L	L	н	L	Valid	Valid	_	Valid	0	$t_{RCS} \ge t_{RCS}$ (min) $t_{RCH} \ge t_{RCH}$ (min)
Write Cycle (Early Write)	L	L	L	х	Valid	Valid	Valid	*1 High-Z	0	t _{ws} ≥ t _{ws} (min)
Read-Modify-Write Cycle	L	L	H→L	L→H	Valid	Valid	Valid	Valid	0	
Static Column Mode Read Cycle	L	L	н	٢	*2 Valid	Valid		Valid	×	$t_{RCS} \ge t_{RCS}$ (min) $t_{RCH} \ge t_{RCH}$ (min)
Static Column Mode Write Cycle	L	L	L	н	*2 Valid	Valid	Valid	*1 High-Z	х	
Static Column Mode Read-Modify-Write Cycle	L	L	Н→L	L→H	*2 Valid	Valid	Valid	Valid	х	
Static Column Mode Mixed Cycle	L	L	L/H	ΙΛΗ	*2 Valid	Valid	Valid	High-Z or Valid	×	
RAS-only Refresh Cycle	L	Ι	х	х	Valid	_	_	High-Z	0	
CAS-before-RAS Refresh Cycle	L	L	х	х	_	_	_	High-Z	0	
Hidden Refresh Cycle	н→∟	L	х	L		_	_	Valid	0	Previous data is kept


Notes:


- X : "H" or "L"
- *1: If tWS < tWS (min) and tWH < tWH (min), the data output become invalid.
- *2: After first cycle, row address is not necessary.























Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycleat each of 512 row addresses every 8.2-milliseconds. Three refresh modes are available; RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.

RAS-only refresh is performed by keeping RAS Low and CAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, DQ pins are kept in a high-impedance state.



CAS-before-RAS refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held Low for the specified setup time (tcsn) before RAS goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next CAS-before-RAS refresh operation.





A special timing sequence using the CAS-before-RAS refresh counter test cycle provides a convenient method to verify the functionality of CAS-before-RAS refresh circuitry. If, after a CAS-before-RAS refresh cycle, CAS makes a transition from High to Low white RAS is held Low, read and write operations are enabled as shown above, Row and column addresses are defined as follows:


Row Address: Bits A0 through A8 are defined by the on-chip refresh counter.

Column Address: Bits A0 through A8 are defined by latching levels on A0—A8 at the second falling edge of CAS.

The CAS-before-RAS Counter Test Cycle is designed for use with the following procedures:

- 1) Initialize the internal refresh address counter by using eight CAS-before-RAS refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write zeroes (0s) to all 512 row addresses at the same column address by using normal early write cycles.
- 4) Read zeroes written in procedure 3 and check; simultaneously write ones (1s) to the same addresses by using internal refresh counter test read-write cycles. Repeat this procedure 5.2 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4 by using normal read cycle for all 512 memory locations.
- 6) Complement test pattern and repeat procedures 3, 4, and 5.

PACKAGE DIMENSIONS




PACKAGE DIMENSIONS (Continued)

(Suffix:-C) 20-LEAD CERAMIC DUAL IN-LINE PACKAGE (CASE No.: DIP-20C-A03) .293±.010 {7.44±0.25} .300±.010 (7.62±0.25) INDEX AREA .010+.004 .980±.010 (24.89±0.25) (0.25^{+0.10}_{-0.05}) -.050(1.27)MAX .200(5.08)MAX .134 + .016 (3.40^{+0.41}) .032(0.81) .032+.015 .100±.010 (2.54±0.25) $(1.20^{+0.38}_{-0.13})$ REF (0.81^{+0.38}_{-0.25}) .800(20.32)REF --.018^{+.005}(0.46^{+0.13}) Dimensions in inches (millimeters) © 1988 FUJITSU LIMITED D20012S-2C

PACKAGE DIMENSIONS (Continued)

(Suffix : -PJ)



PACKAGE DIMENSIONS (Continued)

