

OKI semiconductor

MSM511001A

1,048,576-WORD x 1-BIT DYNAMIC RAM

GENERAL DESCRIPTION


The MSM511001A is a new generation dynamic RAM organized as 1,048,576 words x 1 bit. The technology used to fabricate the MSM511001A is OKI's CMOS silicon gate process technology. The device operates at a single +5V power supply. Its I/O pins are TTL compatible.

FEATURES

- Silicon gate, triple polysilicon CMOS, 1-transistor memory cell
- Single +5V power supply, $\pm 10\%$ tolerance
- Input: TTL compatible, address input, data input latch
- Output: TTL compatible, tristate, nonlatch
- Refresh: 512 cycles/8 ms
- Common I/O capability using Early Write operation
- 1,048,576-word x 1-bit organization
- Nibble mode, read/write capability
- $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, Hidden refresh, $\overline{\text{RAS}}$ -only refresh capability
- Gated $\overline{\text{CAS}}$
- Built-in V_{BB} generator circuit

Family	Access Time (Max)	Cycle Time (Min)	Power Dissipation	
			Operating (Max)	Standby (Max)
MSM511001A-70	70ns	140ns	468mW	5.5mW
MSM511001A-80	80ns	160ns	413mW	
MSM511001A-10	100ns	190ns	358mW	


PIN CONFIGURATION (TOP VIEW)



* Refresh Address

Pin Names	Function
A ₀ to A ₉	Address Input
RAS	Row Address Strobe
CAS	Column Address Strobe
DIN	Data Input
DOUT	Data Output
WE	Write Enable
Vcc	Power Supply (+5V)
Vss	Ground (0V)
N.C.	No Connection

FUNCTIONAL BLOCK DIAGRAM



**ELECTRICAL CHARACTERISTICS
ABSOLUTE MAXIMUM RATINGS**

Rating	Symbol	Conditions	Value	Unit
Voltage on any pin relative to V_{SS}	V_T	$T_a = 25^\circ\text{C}$	-1.0 to +7.0	V
Short circuit output current	I_{OS}	$T_a = 25^\circ\text{C}$	50	mA
Power dissipation	P_D	$T_a = 25^\circ\text{C}$	1	W
Operating temperature	T_{opr}	-	0 to +70	$^\circ\text{C}$
Storage temperature	T_{stg}	-	-55 to +150	$^\circ\text{C}$

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Conditions	Value			Unit	Operating Temperature
			Min.	Typ.	Max.		
Supply voltage	V_{CC}	-	4.5	5.0	5.5	V	0 $^\circ\text{C}$ to +70 $^\circ\text{C}$
	V_{SS}	-	0	0	0	V	
Input high voltage	V_{IH}	-	2.4	-	6.5	V	
Input low voltage	V_{IL}	-	-1.0	-	0.8	V	

DC CHARACTERISTICS

(V_{CC} = 5V ± 10%, T_a = 0 to +70°C)

Parameter	Symbol	Conditions	MSM 511001A-70		MSM 511001A-80		MSM 511001A-10		Unit	Notes	
			Min.	Max.	Min.	Max.	Min.	Max.			
			Output high voltage	V _{OH}	I _{OH} = -5.0mA	2.4	V _{CC}	2.4			V _{CC}
Output low voltage	V _{OL}	I _{OL} = 4.2mA	0	0.4	0	0.4	0	0.4	V	-	
Input leakage current	I _{LI}	0V ≤ V _I ≤ 6.5V; all other pins not under test = 0V	-10	10	-10	10	-10	10	μA	-	
Output leakage current	I _{LO}	D _{OUT} disable 0V ≤ V _O ≤ 5.5V	-10	10	-10	10	-10	10	μA	-	
Average power supply current* (Operating)	I _{CC1}	RAS, CAS cycling, t _{RC} = min	-	85	-	75	-	65	mA	-	
Power supply current* (Standby)	I _{CC2}	RAS = V _{IH} CAS = V _{IH} D _{OUT} = Hz	TTL	-	2	-	2	-	2	mA	-
		MOS	-	1	-	1	-	1			
Average power supply current* (RAS only refresh)	I _{CC3}	RAS cycling, CAS = V _{IH} t _{RC} = min	-	85	-	75	-	65	mA	-	
Average power supply current* (CAS before RAS refresh)	I _{CC6}	RAS cycling, CAS before RAS	-	85	-	75	-	65	mA	-	
Average power supply current* (Nibble mode)	I _{CC8}	RAS = V _{IL} , CAS cycling t _{NC} = min	-	70	-	60	-	55	mA	-	

* Note: I_{CC} depends on output loading and cycle rates. Specified values are obtained with the output open.

CAPACITANCE

(T_a = 25°C, f = 1 MHz)

Parameter	Symbol	Conditions	Value		Unit
			Min.	Max.	
Input capacitance (A ₀ to A ₉ , D _{IN})	C _{IN1}	-	-	6	pF
Input capacitance (RAS, CAS, WE)	C _{IN2}	-	-	7	pF
Output capacitance (D _{OUT})	C _{OUT}	-	-	7	pF

AC CHARACTERISTICS

(V_{CC} = 5V ± 10%, T_a = 0 to +70°C) Notes 1,2,3


Parameter	Symbol	MSM 511001A-70		MSM 511001A-80		MSM 511001A-10		Unit	Notes
		Min.	Max.	Min.	Max.	Min.	Max.		
Refresh period	t _{REF}	–	8	–	8	–	8	ms	–
Random read or write cycle time	t _{RC}	140	–	160	–	190	–	ns	–
Read/write cycle time	t _{RWC}	165	–	185	–	220	–	ns	–
Nibble mode cycle time	t _{NC}	50	–	50	–	55	–	ns	–
Nibble mode read/write cycle time	t _{NRWC}	75	–	75	–	85	–	ns	–
Access time from RAS	t _{RAC}	–	70	–	80	–	100	ns	4,5,6
Access time from CAS	t _{CAC}	–	20	–	20	–	25	ns	4,5
Access time from column address	t _{AA}	–	35	–	40	–	50	ns	4,6
Access time from CAS (Nibble mode)	t _{NCAC}	–	20	–	20	–	25	ns	4
Output low impedance time from CAS	t _{CLZ}	0	–	0	–	0	–	ns	4
Output buffer turn-off delay time	t _{OFF}	0	20	0	20	0	20	ns	–
Transition time	t _T	3	50	3	50	3	50	ns	3
RAS precharge time	t _{RP}	60	–	70	–	80	–	ns	–
RAS pulse width	t _{RAS}	70	10,000	80	10,000	100	10,000	ns	–
RAS hold time	t _{RSH}	20	–	20	–	25	–	ns	–
CAS pulse width	t _{CAS}	20	10,000	20	10,000	25	10,000	ns	–
CAS hold time	t _{CSH}	70	–	80	–	100	–	ns	–
RAS to CAS delay time	t _{RCD}	20	50	22	60	25	75	ns	5
RAS to column address delay time	t _{RAD}	15	35	17	40	20	50	ns	6
CAS to RAS precharge time	t _{CRP}	10	–	10	–	10	–	ns	–
Row address set-up time	t _{ASR}	0	–	0	–	0	–	ns	–
Row address hold time	t _{RAH}	10	–	12	–	15	–	ns	–
Column address set-up time	t _{ASC}	0	–	0	–	0	–	ns	–
Column address hold time	t _{CAH}	15	–	15	–	20	–	ns	–
Column address hold time from RAS	t _{AR}	55	–	60	–	75	–	ns	–
Column address to RAS lead time	t _{RAL}	35	–	40	–	50	–	ns	–
Read command set-up time	t _{RCS}	0	–	0	–	0	–	ns	–

AC CHARACTERISTICS (CONT.)


Parameter	Symbol	MSM 511001A- 70		MSM 511001A- 80		MSM 511001A- 10		Unit	Notes
		Min.	Max.	Min.	Max.	Min.	Max.		
Read command hold time	t_{RCH}	0	—	0	—	0	—	ns	8
Write command hold time from \overline{RAS}	t_{WCR}	55	—	60	—	75	—	ns	—
Write command set-up time	t_{WCS}	0	—	0	—	0	—	ns	7
Write command hold time	t_{WCH}	15	—	15	—	20	—	ns	—
Write command pulse width	t_{WP}	15	—	15	—	20	—	ns	—
Write command to \overline{RAS} lead time	t_{RWL}	20	—	20	—	25	—	ns	—
Write command to CAS lead time	t_{CWL}	20	—	20	—	25	—	ns	—
Data-in set-up time	t_{DS}	0	—	0	—	0	—	ns	—
Data-in hold time	t_{DH}	15	—	15	—	20	—	ns	—
Data-in hold time from \overline{RAS}	t_{DHR}	55	—	60	—	75	—	ns	—
CAS to \overline{WE} delay time	t_{CWD}	20	—	20	—	25	—	ns	7
\overline{RAS} to \overline{WE} delay time	t_{RWD}	70	—	80	—	100	—	ns	7
Column address to \overline{WE} delay time	t_{AWD}	35	—	40	—	50	—	ns	7
Read command hold time reference to \overline{RAS}	t_{RRH}	0	—	10	—	10	—	ns	8
\overline{RAS} to CAS set-up time (CAS before \overline{RAS})	t_{CSR}	10	—	10	—	10	—	ns	—
\overline{RAS} to CAS hold time (CAS before \overline{RAS})	t_{CHR}	30	—	30	—	30	—	ns	—
CAS active delay time from \overline{RAS} precharge	t_{RPC}	10	—	10	—	10	—	ns	—
CAS precharge time (Refresh counter test)	t_{CPT}	40	—	40	—	50	—	ns	—
CAS precharge time	t_{CPN}	10	—	10	—	15	—	ns	—
CAS pulse width (Nibble mode)	t_{NCAS}	20	—	20	—	25	—	ns	—
CAS precharge time (Nibble mode)	t_{NCP}	20	—	20	—	20	—	ns	—
\overline{RAS} hold time (Nibble mode)	t_{NRSH}	20	—	20	—	25	—	ns	—
CAS to \overline{WE} delay time (Nibble mode)	t_{NCWD}	20	—	20	—	25	—	ns	—
Write command to \overline{RAS} lead time (Nibble mode)	t_{NRWL}	20	—	20	—	25	—	ns	—
Write command to CAS lead time (Nibble mode)	t_{NCWL}	20	—	20	—	25	—	ns	—

- Notes:
1. An initial pause of 100 μ s is required after power-up followed by a minimum of any 8 RAS cycles (example: RAS-only Refresh) before proper device operation is achieved.
 2. The AC measurements assume the transition time (t_T) = 5 ns.
 3. V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring the timing of the input signals. Transition times are measured between V_{IH} and V_{IL} .
 4. Measured using an equivalent load circuit of 2 TTL loads and 100pF.
 5. Operating within the t_{RCD} (max.) limit insures that t_{RAC} (max.) can be met. The spec. t_{RCD} (max.) is for reference only. If t_{RCD} is greater than the specified t_{RCD} (max.) limit, the access time will be controlled exclusively by t_{CAC} .
 6. Operating within the t_{RAD} (max.) limit insures that t_{RAC} (max.) can be met. The spec. t_{RAD} (max.) is for reference only. If t_{RAD} is greater than the specified t_{RAD} (max.) limit, the access time is controlled exclusively by t_{AA} .
 7. The specs t_{WCS} , t_{RWD} , t_{CWD} , and t_{AWD} are not restrictive operating parameters. They are included in the data sheet for reference only. If $t_{WCS} \geq t_{WCS}$ (min.) the cycle is an Early Write cycle and data out remains in a high impedance state throughout the entire cycle. If $t_{CWD} \geq t_{CWD}$ (min.), $t_{RWD} \geq t_{RWD}$ (min.) and $t_{AWD} \geq t_{AWD}$ (min.) the cycle is a Read-Write cycle and the data out contains data read from the selected cell. If neither of the above sets of conditions is satisfied the condition of data out is indeterminate at access time.
 8. Either the t_{RRH} or the t_{RCH} spec. must be satisfied for a proper read cycle.


READ CYCLE




WRITE CYCLE (EARLY WRITE)




NIBBLE MODE READ CYCLE



NIBBLE MODE WRITE CYCLE (EARLY WRITE)




READ/WRITE CYCLE




4


NIBBLE MODE READ/WRITE CYCLE




RAS-ONLY REFRESH CYCLE




CAS BEFORE RAS AUTO-REFRESH CYCLE



HIDDEN REFRESH READ CYCLE



HIDDEN REFRESH WRITE CYCLE



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE

