

CMOS 3x3, 5x5 Image Convolver

8 x 8 Bits, 12MHz Data Rate

Like the faster TMC2250, the low cost TMC2255 can perform a triple 3x1 matrix-vector multiplication or a 3x3 convolution. It can also perform a 5x5 convolution with bidimensionally symmetrical coefficients. The on-chip coefficient memory stores four sets of nine 8-bit two's complement coefficients. Two of the TMC2255's five 8-bit data input ports are also used to load instructions and coefficients, which can be updated during operation. The device accepts the unsigned and/or two's complement data at 1/3 of the applied clock rate.

The 3(3x1) matrix multiply mode supports various 3-space numerical operations, such as video standards conversion (e.g. YIQ to RGB) or three-dimensional perspective transformation. Three input ports accept the 8-bit two's complement and/or unsigned magnitude data. The two remaining input ports can be loaded with coefficients and/or device control parameters "on-the-fly." In this mode, an output is generated on every clock cycle.

The 3x3 and 5x5 pixel image convolver modes support numerous functions, including static filtering and edge

detection. On every third clock cycle, the TMC2255 accepts three (3x3 mode) or five (5x5 mode) data inputs. In the 5x5 mode, the coefficient kernel must be symmetric both horizontally and vertically. Outputs from the device are generated on every third clock cycle, matching the input pixel data rate, and can be limited ("clipped") to 8, 9 or 12 bits.


Fabricated in TRW's OMICRON-C™ one-micron CMOS process, the TMC2255 will operate at clock rates of 0 to 30MHz over the full commercial temperature (0°C to 70°C) and supply voltage ranges.

Features

- 8-Bit Data And Coefficient Input Precision
- Triple 3x1 Matrix-Vector Multiplication Mode
- 3x3 And 5x5 Two Dimensional Convolution Modes
- TTL-Compatible I/O With Three-State Output Bus
- Offered In 68-Contact Plastic Chip Carrier (PLCC)
- Built-In 8-, 9-, Or 12-Bit Arithmetic Limiter
- Two's Complement, Unsigned, Or Mixed Data Formats



Logic Symbol



21422A

H-89

Applications

- RGB To/From YUV/YIQ Color Space Conversion
- 3x3 Or 5x5 Two Dimensional FIR Filtering
- Edge Enhancement And General Image Processing
- Robotics And Image Recognition
- Electronic Darkroom
- Desktop Publishing

Associated Products

- TMC2011 Variable Length Shift Register
- TMC2302 Image Manipulation Sequencer

Functional Description

The TMC2255 contains an array of multipliers and adders, four 9x8-bit coefficient "pages" and a global control block, all of which can be initialized or reconfigured through ports D and E when \overline{CLE} is LOW. Device parameters include matrix coefficients, internal device configuration (mode), rounding precision, and input/output data formats (two's complement, unsigned, or mixed). After the control parameters have been loaded, device operation commences with the next clock rising edge on which \overline{CLE} returns HIGH. Depending on the mode selected, three or

five data are input in parallel and proceed through a sequence of operations: Input, Preaddition, Multiply-Accumulation, Rounding, Limiting and Output (*Figures 1-4*).

Input Stage


Inputs are supplied to ports A through C in all operating modes on every third clock cycle, beginning with the clock rising edge that contains the most recent \overline{CLE} LOW to HIGH transition. Control and/or coefficient parameters can be input through ports D and E during any of the three master clock cycles that make up each data cycle. In the 5x5 convolution mode data enter the device through ports A-E. Control and/or coefficients may be updated through ports D and E on the remaining two cycles of each clock triplet.

Input data formats may be unsigned and/or two's complement, as identified in the mode select field of port E.

Preaddition

In and only in 5x5 convolution, the horizontal and vertical symmetry of the coefficients permits nine multipliers to do the work of 25. To facilitate this, the data input to ports A and E are pre-added before multiplication, as are the B and D inputs (*Figure 4, the 5x5 Block Diagram*).

Figure 1. Structural Block Diagram



21423A

Coefficient Memory

The TMC2255 contains enough memory to store four "pages" of nine 8-bit two's complement coefficients each. When \overline{CLE} is LOW, a new coefficient is written through port E to the page and location address identified on port D. On every third clock cycle, the coefficient page to be read and used in the immediate 3-cycle computation set is selected by CRA_0 and CRA_1 . Of the nine coefficients per page, $K1, i$ ($i=1$ to 3) process the port A (and E) data; $K2, i$, the port B (and D) data; and $K3, i$, the port C data.

Multiplication and Accumulation

The device computes nine products during every three clock cycles, accumulating them internally to full precision.

Rounding

Accumulated sums of products are rounded before the last 5 or 6 bits are truncated. Rounding is performed by adding "010000" or "100000" to the emerging data stream, according to the desired precision of the output results. When $\overline{CLE}=0$ and $D=0XXX1111$, pin E_6 sets the chip's rounding position, viz: $E_6=0$: add .010000 and use Z_0 as

least significant bit; $E_6=1$: add .100000 and use Z_1 as least significant bit, ignoring Z_0 .

Output Limiting


The device provides programmable output limiting in unsigned (UN) and/or two's complement (TC) format and for 8, 9, or 12 bits of output precision (including Z_0). In 3(3x1) mode, for an RGB to YIQ transformation, the device can limit Z_1 (Y) to 9 bits unsigned while limiting Z_3 (I) and Z_3 (Q) to 9 bits two's complement.

Outputs

Output is through the 12-bit Z port, which provides 1/2 or 1 LSB precision, relative to the input format. In the 3(3x1) mode three outputs will appear consecutively at the Z port during each triple clock cycle; for data input on clock rising edge 0, these results will emerge t_{DQ} after clock rising edges 7, 8, and 9. In both convolution modes the results are output at 1/3 the device master clock rate, with the first point of the impulse response emerging after clock rising edge 9. To facilitate connection to a bus, the output buffers are enabled and disabled (placed in high-impedance state) by asynchronous control \overline{OE} .



Figure 2. Functional Block Diagram, 3(3x1) Mode



21424A

Figure 3. Functional Block Diagram, 3x3 Mode





Figure 4. Functional Block Diagram, 5x5 Mode



21426A

Signal Definitions

Inputs

CLK Master chip clock, 0 to 30MHz. All operations are referenced to the rising edges of CLK.

DATA INPUTS Of the device's five 8-bit data input ports, A, B, and C are used exclusively as data inputs, whereas D and E are also used to program the device (see description of \overline{CLE} pin). For 5x5 convolution, all five ports accept incoming data. In the other modes, only Ports A-C accept incoming data, leaving D and E dedicated to control and coefficient values, which may be updated at any time. In all modes, data are loaded on every third rising edge of CLOCK, beginning on a clock rising edge for which \overline{CLE} makes a 0-to-1 transition. Bits A7, B7, ... are the two's complement sign bits or most significant unsigned bits; bits A0, B0, ... are the least significant bits (LSBs).

\overline{CLE} Active-LOW coefficient and control load enable. When \overline{CLE} is LOW, E becomes the input port for the coefficients, and D becomes the coefficient write address and control port. When \overline{CLE} is HIGH, all coefficients are held unchanged. A LOW to HIGH transition at \overline{CLE} also synchronizes the TMC2255, ushering in a new data input.

CRA₀, CRA₁ Coefficient read address. The chip can hold four "pages" of nine coefficients each. These two pins determine which of the four coefficient sets is to be used with the data entering during that cycle.

The timing of coefficient selection by CRA is mode dependent. In the 3(3x1) mode, CRA influences all coefficients simultaneously. In the 3x3 and 5x5 convolution modes, however, CRA selects the coefficients for each multiplier column individually, i.e., three per clock cycle from left to right (Block Diagram - 3x3 Mode). CRA should be changed only on "data input" clock

cycles to avoid corrupting 3x3 or 3x(3x1) work in progress. CRA should not be updated during a 5x5 operation whose result is needed.

When updating coefficients on-the-fly the user should not set CRA₁.₀ and D5:4 to the same page, but should read from one page while writing to another.

\overline{OE} Asynchronous, active-LOW output enable. When \overline{OE} is LOW, the output drivers are enabled. When \overline{OE} is HIGH, they are disabled (high-impedance).

Outputs

DATA OUTPUTS Outputs available on the Z Port are enabled by \overline{OE} . Z₁₁ is the unsigned MSB or two's complement MSB/sign bit; Z₁ is the integer LSB ("ones' digit"). Z₀ is the 1/2 (fractional) digit. In the 3(3x1) mode (E=XXXXX0XX), a new valid result will emerge t_{DQ} after every rising edge of CLOCK. In the other modes (E=XXXXX1XX), a result emerges after every third rising edge of CLOCK. When 9-bit limiting is used, bits Z₁₁ through Z₈ will be identical.



Operation and Timing

Before operation, the TMC2255 must be initialized, i.e. loaded with coefficients and set to the desired operating mode, data format, and rounding precision. The chip is programmed via ports D and E, which double as data input ports in 5X5 mode.

Initialization

Chip Select

This control is accessed through bit 7 of port D. When \overline{CLE} is LOW, D₇ must be LOW to allow the coefficient/control information to be updated. If D₇ is HIGH when \overline{CLE} is forced LOW, the device will not allow the coefficient or control information to be updated, and device execution will begin or continue as commanded on the previous LOW to HIGH transition of \overline{CLE} . Holding D₇ HIGH (at least when \overline{CLE} is LOW) permits the system to resynchronize the chip without changing any coefficients or configuration parameters.

Coefficient Loading

When \overline{CLE} and D7 are LOW, the coefficient values presented to port 6 are loaded into the coefficient position and page registers selected by port D, as shown below.

When D7-0 =	Update From E7-0: Coef	Page
0XYY0000	1, 1	YY
0XYY0001	1, 2	YY
0XYY0010	1, 3	YY
0XYY0100	2, 1	YY
0XYY0101	2, 2	YY
0XYY0110	2, 3	YY
0XYY1000	3, 1	YY
0XYY1001	3, 2	YY
0XYY1010	3, 3	YY
0XXX0X11	Hold all Coefficients	
0XXX011	Hold all Coefficients	
0XXX110X	Hold all Coefficients	
0XXX11X0	Hold all Coefficients	
0XXX1111	Control Information	
1XXXXXX	Hold all Coefficients	

X = Don't Care

Each of the four "pages" YY comprises a full set of nine coefficients (one per filter tap).

Mode Selection

When $\overline{CLE}=0$ and D=0XXX1111, pins E2-0 select the chip's operating MODE and input data formats, viz:

When E7-0 =	Mode =	Data Formats= A B C
0XXXX000	3(3x1)mat mpy	TC TC TC
0XXXX001	3(3x1)mat mpy	UN TC TC
0XXXX010	<Reserved – DO NOT USE>	
0XXXX011	3(3x1)mat mpy	UN UN UN
Z1 = A*K1,1 + B*K2,1 + C*K3,1		first of 3 results
Z2 = A*K1,2 + B*K2,2 + C*K3,2		
Z3 = A*K1,3 + B*K2,3 + C*K3,3		last of 3 results
0XXXX100	3x3 convolution	TC TC TC
0XXXX101	3x3 convolution	UN UN UN
Z = A1*K1,1 + B1*K2,1 + C1*K3,1 + A2*K1,2 + B2*K2,2 + C2*K3,2 + A3*K1,3 + B3*K2,3 + C3*K3,3		
0XXXX110	5x5 convolution	TC TC TC
0XXXX111	5x5 convolution	UN UN UN

$$Z = A1*K1,3 + B1*K2,3 + C1*K3,3 + D1*K2,3 + E1*K1,3$$

$$+ A2*K1,2 + B2*K2,2 + C2*K3,2 + D2*K2,2 + E2*K1,2$$

$$+ A3*K1,1 + B3*K2,1 + C3*K3,1 + D3*K2,1 + E3*K1,1$$

$$+ A4*K1,2 + B4*K2,2 + C4*K3,2 + D4*K2,2 + E4*K1,2$$

$$+ A5*K1,3 + B5*K2,3 + C5*K3,3 + D5*K2,3 + E5*K1,3$$

1XXXXXX [Unchanged from previous setting]
[Coefficients are always 8-bit two's complement.]

Rounding

All computations are rounded internally following the final accumulation of products. Rounding position depends on the output format. If the user desires outputs with 1/2 LSB precision (relative to the inputs) then rounding is performed into Z_{-1} , just to the right of the LSB of the output port, Z_0 . For 1 LSB precision, rounding is into Z_0 , and the output is on pins Z_{11-1} only.

When E7-0 =	Outputs are,	Rounded at:
00XXXXXX	Z_{11-Z_0} (12 bits)	Z_{-1}
01XXXXXX	Z_{11-Z_1} (11 bits)	Z_0
1XXXXXXX	Unchanged from previous setting	

Output Limiting

When $\overline{CLE}=0$ and $D=0XXX1111$, pins E_{5-3} tell the chip to which numerical format(s) to limit the emerging results. Unsigned (UN), two's complement (TC), and mixed data formats of 8, 9, or 12 bits (including Z_0) are supported, as follows. Limit "Z" applies to 3x3 and 5x5 convolutional modes; limits Z1, Z2, Z3 apply to 3(3x1) mode.

E7-0 =	Limit Z1 or Z	Limit Z2	Limit Z3	Range (RND=0)
0X000XXX	<Limiter Disabled>			
0X001XXX	UN9	UN9	UN9	0,255.5
0X010XXX	TC12	TC12	TC12	-1024,1023.5
0X011XXX	UN12	UN12	UN12	0,2047.5
0X100XXX	TC9	TC9	TC9	-128,127.5
0X101XXX	UN9	TC9	TC9	(mixed)
0X110XXX	<Reserved; Do Not Use>			
0X111XXX	UN8	UN8	UN8	0,127.5
1XXXXXXX	Unchanged from previous setting			

Prior to output, the limiter (if enabled) tests the leading bits of the emerging result. In the unsigned limit modes, if the $MSB=1$, denoting a negative value, the output is forced to 0; if the $MSB=0$ but any other bit above the 8, 9 or 12 bit output field = 1, the output is forced to 111111111.1. In the TC9 limit mode, values above 127.5 (0000111111.1) are forced to 0000111111.1 and values below -128 become 1111000000.0. In the TC12 limit mode, values above 1023.5 (0111111111.1) are forced to 0111111111.1, and values below -1024 become 1000000000.0. If full LSB rounding ($E_6=1$) is used, output bit Z_0 is ignored, each data format is correspondingly 1 bit narrower than shown in the table, and the .5 fractions disappear from the range limits.

Timing

Result Latency

Device operating mode affects when valid results will be available at the output port $Z_{11:0}$. The three results of a 3x1 triple dot product whose inputs enter on clock rising edge 0 will be available t_{DQ} after clock rising edges 7, 8, and 9. In a 3 x 3 and 5 x 5 convolution, the first three impulse response points will emerge after clock rising edges 9, 12, and 15. The last two points of a 5-point response (5x5 mode) will follow after rising edges 18 and 21.

Instructions, Inputs, and Synchronization

Each rising edge of CLK which bears a \overline{CLE} LOW to HIGH transition resynchronizes the device. If \overline{CLE} goes from LOW to HIGH on clock rising edge N, then the chip will resynchronize, starting a new 3-cycle sequence on that edge. It will look for incoming data at clock rising edges $N+3i$, where $i = 1, 2, \dots$ (*Timing Diagrams, Figures 5 through 11*). If \overline{CLE} is brought LOW while an operation is already in progress (e.g., to update coefficients), it should be brought HIGH only on a regular data input clock cycle ($N+3i$), to avoid corrupting pending results.

If \overline{CLE} is LOW, control and/or coefficient information entering on a rising edge of CLK will affect all subsequent data inputs until the control parameters are again updated. Internal pipelining of the controls ensures that "in progress" operations on data previously input to the device will continue unaffected, as long as \overline{CLE} is brought HIGH only on data input clock edges.

System Timing


Because the TMC2255's data throughput rate is 1/3 of its incoming clock rate, the user must synchronize the data inputs with the chip's control inputs and internal operation. *Figures 5 through 8* illustrate four ways to use rising edges of \overline{CLE} to align data inputs in the 3(3x1) and 3x3 modes, whereas *Figures 9 through 11* show how to use \overline{CLE} in the 5x5 mode.



In *Figure 5*, the $\overline{\text{CLE}}$ 0 to 1 transition on CLK rising edge 3 ("t = 3") initializes the chip. The final configuration and coefficient values are loaded through ports D and E at t = 2 and the first incoming data enter ports A, B, and C on rising edge 6. In 3(3x1) mode, the three results from the t = 6 input data emerge after t = 13, 14, and 15. In 3x3 mode, the first result from the edge 6 input data appears after edge 15 and remains until t = 18, when the second result using

t = 6 inputs (which is the first result using t = 9 inputs) emerges. After t = 18, the convolution of the t = 6, t = 9, and t = 12 inputs, the last output involving the t = 6 input, appears. The part operates continuously, with inputs read on every third rising clock edge (3(3x1) mode) or every third rising edge (3x3 mode).


Figure 5. 3(3x1), 3x3 Timing Diagram, Single $\overline{\text{CLE}}$ Rising Edge



21428A

In *Figure 6*, CLK rising edges at $t = 3, 6, 9, \dots$ resynchronize $t = 2, 5, 8, \dots$. Data input/output timing is unchanged from *Figure 4*.

Figure 6. 3xX Modes, Periodic Long $\overline{\text{CLE}}$ Pulses




Z1429A



In *Figure 7*, CLK rising edges at $t = 3, 6, 9, \dots$ again resynchronize the chip, but configuration and coefficients

may be changed twice as often, at $t = 1, 2, 4, 5, 7, 8, \dots$

Figure 7. 3xX Modes, Periodic Short CLE Pulses




21430A

In *Figure 8*, data timing is the same as that of *Figure 5*. However, since $\overline{\text{CLE}}$ is left LOW after the one-cycle initialization pulse, instructions and coefficients may be updated on every clock cycle, or three times per data input.

Instructions entering between data values, e.g. at $t = 4$ or $t = 5$, affect the next data value (i.e., that entering at $t = 6$). Instructions entering with a given data value (e.g., $t = 6$) affect the next data input (i.e., at $t = 9$).

Figure 8. 3xX Modes, Single $\overline{\text{CLE}}$ Rising Edge




21431A



In *Figure 9*, the CLK rising edge at $t = 3$ synchronizes the operation. The final configuration and coefficient values are loaded through ports D and E at $t = 2$ and the first incoming data enter ports A through E at $t = 6$. The first result using the $t = 6$ input appears after $t = 15$ and remains

until $t = 18$. The last result using the $t = 6$ input emerges after $t = 27$ and remains until $t = 30$. The part operates continuously, with data inputs read on every third rising edge of CLK and a new output available t_{DQ} after every third rising edge of CLK.


Figure 9. 5x5 Convolution, Single \overline{CLE} Rising Edge



21432A

In *Figure 10*, one new coefficient or configuration value can be input for every data input, at $t = 5, 8, 11, \dots$

Figure 10. 5x5 Convolution, Periodic Long $\overline{\text{CLE}}$ Pulse




21433A



In *Figure 11*, two new coefficients or configuration values can be loaded for every incoming data point, at $t = 4, 5, 7, 8, 10, 11, \dots$


Figure 11. 5x5 Convolution, Periodic Short $\overline{\text{CLE}}$ Pulse



21434A

In 5x5 mode, \overline{CLE} should not be left LOW continuously, since ports D and E must serve as data inputs on every third clock cycle. If \overline{CLE} is LOW on a data input cycle, the chip will interpret the current D and E inputs as both data and instructions/coefficients.

Figure 12. I/O Timing Diagram




Power-Up Sequence

To ensure proper operation, the TMC2255 should receive at least two clock rising edges soon after power-up, with \overline{CLE} making a 0-to-1 transition on edge 4, 5, or 6. Otherwise, some of the internal multiplexers will power up in disallowed states and draw excessive power.

Data Formats

Figure 13 summarizes the TMC2255's data and coefficient formats for all operating modes. Although integer weighting of input data is shown, the binary point may be moved anywhere to the left, as long as the binary point of the output is moved the same distance. Likewise, the coefficient binary point can be moved, as long as the output binary point is moved equally or the data input binary point is moved in the opposite direction. In all coefficients and in all two's complement data, the most significant bit carries a negative weighting.

Figure 13. Data Formats and Bit Alignment



Absolute maximum ratings (beyond which the device may be damaged)¹

Supply Voltage	-0.5 to +7.0V
Input Voltage	-0.5 to (V _{DD} + 0.5)V
Output	
Applied voltage	-0.5 to (V _{DD} + 0.5)V ²
Forced current	-6.0 to 6.0mA ^{3,4}
Short-circuit duration	
(single output in HIGH state to ground)	1 sec
Temperature	
Operating case	-60 to +130°C
junction	175°C
Lead soldering (10 seconds)	300°C
Storage	-65 to 150°C

- Notes:
1. Absolute maximum ratings are limiting values applied individually while all other parameters are within specified operating conditions. Functional operation under any of these conditions is NOT implied.
 2. Applied voltage must be current limited to specified range, and measured with respect to GND.
 3. Forcing voltage must be limited to specified range.
 4. Current is specified as conventional current flowing into the device.

Operating conditions

Parameter		Temperature Range			Units
		Standard			
		Min	Nom	Max	
V _{DD}	Supply Voltage	4.75	5.0	5.25	V
V _{IL}	Input Voltage LOW			0.8	V
V _{IH}	Input Voltage HIGH	2.0			V
I _{OL}	Output Current LOW			4.0	mA
I _{OH}	Output Current HIGH			-2.0	mA
t _{CY}	Cycle Time				
	TMC2255	33			ns
	TMC2255-1	27			ns
t _{PWL}	Clock Pulse Width LOW				
	TMC2255	16			ns
	TMC2255-1	14			ns
t _{PWH}	Clock Pulse With HIGH				
	TMC2255	13			ns
	TMC2255-1	10			ns
t _S	Input Setup Time				
	TMC2255	8			ns
	TMC2255-1	6			ns
t _H	Input Hold Time	0			ns
t _A	Ambient Temperature	0	25	70	°C



Electrical characteristics within specified operating conditions

Parameter	Test Conditions	Temperature Range		Units
		Standard		
		Min	Max	
I _{DDQ} Supply Current, Quiesc	V _{DD} =Max, V _{IN} =0	15	mA	
I _{DDU} Supply Current, No Load	V _{DD} =Max, t _{CY} =50ns	100	mA	
I _{IL} Input Current, LOW		-10	μA	
I _{IH} Input Current, HIGH		10	μA	
V _{OL} Output Voltage, LOW		0.4	V	
V _{OH} Output Voltage, HIGH		2.0		V
I _{OS} Short-Circuit Out Current		-100	uA	
C _I Input Capacitance		10	pF	
C _O Output Capacitance		10	pF	

Note: Actual test conditions may vary from those shown, but guarantee operation as specified.

Switching characteristics within specified operating conditions

Parameter	Test Conditions	Temperature Range		Units
		Standard		
		Min	Max	
t _D Output Delay TMC2255 TMC2255-1	V _{DD} =Min, C _L =25pF		22	ns
			19	ns
t _{HO} Output Hold	V _{DD} =Max, C _L =25pF		6	ns
t _{ENA} Output Enable TMC2255 TMC2255-1	V _{DD} =Min, C _L =25pF		18	ns
			15	ns
t _{DIS} Output Disable TMC2255 TMC2255-1	V _{DD} =min, C _L =25pF		21	ns
			20	ns

Figure 14. Equivalent Input Circuit




Figure 15. Equivalent Output Circuit





Figure 16. Transition Levels for Three-State Measurements




Package Interconnections



Signal Type	Signal Name	Function	R1 Package
Power	VDD	Supply Voltage (+5)	2,10,17,53
	GND	Ground	1,9,18,26,35,52
Clock	CLK	System Clock	8
Control	CLE	Coefficient Load Enable	6
	OE	Output Enable	7
	CRA1-0	Coefficient Read Address	62,63
Inputs	A7-0	Data Input Port A	64,65,66,67,68,3,4,5
	B7-0	Data B	54,55,56,57,58,59,60,61
	C7-0	Data C	44,45,46,47,48,49,50,51
	D7-0	Control/Data D	36,37,38,39,40,41,42,43
	E7-0	Coefficient/Data E	27,28,29,30,31,32,33,34
Outputs	Z11-0	Data Outputs	11,12,14,15,16,19,20,21,22,23,24,25

Pin Assignments – 68-Lead Plastic Chip Carrier – R1 Package

Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	GND	18	GND	35	GND	52	GND
2	VDD	19	Z ₆	36	D ₇	53	VDD
3	A ₂	20	Z ₅	37	D ₆	54	B ₇
4	A ₁	21	Z ₄	38	D ₅	55	B ₆
5	A ₀	22	Z ₃	39	D ₄	56	B ₅
6	CLE	23	Z ₂	40	D ₃	57	B ₄
7	OE	24	Z ₁	41	D ₂	58	B ₃
8	CLK	25	Z ₀	42	D ₁	59	B ₂
9	GND	26	GND	43	D ₀	60	B ₁
10	VDD	27	E ₇	44	C ₇	61	B ₀
11	Z ₁₁	28	E ₆	45	C ₆	62	CRA ₁
12	Z ₁₀	29	E ₅	46	C ₅	63	CRA ₀
13	GND	30	E ₄	47	C ₄	64	A ₇
14	Z ₉	31	E ₃	48	C ₃	65	A ₆
15	Z ₈	32	E ₂	49	C ₂	66	A ₅
16	Z ₇	33	E ₁	50	C ₁	67	A ₄
17	VDD	34	E ₀	51	C ₀	68	A ₃



21427A

Ordering Information

Product Number	Data Rate MHz	Temperature Range	Screening	Package	Package Marking
TMC2255R1C	10	STD-T _A = 0°C to 70°C	Commercial	68 Pin PLCC	2255R1C
TMC2255R1C1	12.5	STD-T _A = 0°C to 70°C	Commercial	68 Pin PLCC	2255R1C1

All parameters in this specification are guaranteed by design, characterization, sample testing or 100% testing, as appropriate.

TRW reserves the right to change products and specifications without notice. This information does not convey any license under patent rights of TRW Inc. or others.

Life Support Policy

TRW LSI Products Inc. components are not designed for use in life support applications, wherein a failure or malfunction of the component can reasonably be expected to result in personal injury. The user of TRW LSI Products Inc. components in life support applications assumes all risk of such use and indemnifies TRW LSI Products Inc. and TRW Inc. against all damages.