

74AC/ACT11208

Dual 1-to-4 Clock Line Driver; 3-State

Objective Specification

ACL Products

FEATURES

- 3-State outputs drive bus lines or buffer memory address registers
- Output capability: ± 24 mA
- CMOS (AC) and TTL (ACT) voltage level inputs
- 50Ω incident wave switching
- Center-pin V_{CC} and ground configuration to minimize high-speed switching noise
- I_{CC} category: MSI

DESCRIPTION

The 74AC/ACT11208 high-performance CMOS devices combine very high speed and high output drive comparable to the most advanced TTL families.

The 74AC/ACT11208 device contains dual line driver circuits which multiplex one input signal to four-outputs with minimum skew. It also has two output enable pins ($1\overline{OE}_1$, $1\overline{OE}_2$, $2\overline{OE}_1$, $2\overline{OE}_2$) for each circuit, which allow the outputs to be disabled to a high-impedance state or to a logical Low or High level.

GENERAL INFORMATION

SYMBOL	PARAMETER	CONDITIONS $T_A = 25^\circ\text{C}; \text{GND} = 0\text{V}$ $V_{CC} = 5.0\text{V}$	TYPICAL		UNIT	
			AC	ACT		
t_{PLH}/t_{PHL}	Propagation delay nA to nY _n	$C_L = 50\text{pF}$	7.1	8.3	ns	
t_{SKEW}	Propagation delay skew	$C_L = 50\text{pF}$	0.5	0.5	ns	
C_{PD}	Power dissipation capacitance per line driver ¹	$f = 1\text{MHz};$ $C_L = 50\text{pF}$	Enabled	130	125	pF
			Disabled	13	15	
C_{IN}	Input capacitance	$V_I = 0\text{V}$ or V_{CC}	4.0	4.0	pF	
C_{OUT}	Output capacitance	$V_I = 0\text{V}$ or V_{CC} ; Disabled	9.0	9.0	pF	
I_{LATCH}	Latch-up current	Per J \ddot{e} d \ddot{e} c JC40.2 Standard 17	500	500	mA	

Note:

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):

$$P_D = C_{PD} \times V_{CC}^2 \times f_I + \sum (C_L \times V_{CC}^2 \times f_O) \text{ where:}$$

f_I = input frequency in MHz, C_L = output load capacitance in pF,


f_O = output frequency in MHz, V_{CC} = supply voltage in V,

$\sum (C_L \times V_{CC}^2 \times f_O)$ = sum of outputs


ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	ORDER CODE
20-pin plastic DIP (300mil-wide)	-40°C to +85°C	74AC11208N 74ACT11208N
20-pin plastic SO (300mil-wide)	-40°C to +85°C	74AC11208D 74ACT11208D


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



Dual 1-to-4 Line Clock Driver; 3-State

74AC/ACT11208

PIN DESCRIPTION


PIN NUMBER	SYMBOL	NAME AND FUNCTION
18, 17	$\overline{1OE}_1$, $\overline{1OE}_2$	3-state output enables (active Low), Side 1
19	1A	Data inputs/outputs, Side 1
20, 1, 2, 3	$1Y_0 - 1Y_3$	3-State outputs, Side 1
14, 13	$\overline{2OE}_1$, $\overline{2OE}_2$	3-state output enables (active Low), Side 2
12	2A	Data inputs/outputs, Side 2
8, 9, 10, 11	$2Y_0 - 2Y_3$	3-State outputs, Side 2
4, 5, 6, 7	GND	Ground (0V)
15, 16	V _{CC}	Positive supply voltage

FUNCTION TABLE

INPUTS			OUTPUTS			
\overline{nOE}_1	\overline{nOE}_2	nA	nY_0	nY_1	nY_2	nY_3
L	L	L	L	L	L	L
L	L	H	H	H	H	H
L	H	X	L	L	L	L
H	L	X	H	H	H	H
H	H	X	Z	Z	Z	Z

H = High voltage level
 L = Low voltage level
 Z = High-impedance (OFF) state

LOGIC DIAGRAM



Dual 1-to-4 Line Clock Driver; 3-State

74AC/ACT11208

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	74AC11208			74ACT11208			UNIT
		Min	Nom	Max	Min	Nom	Max	
V_{CC}	DC supply voltage	3.0 ¹	5.0	5.5	4.5	5.0	5.5	V
V_I	Input voltage	0		V_{CC}	0		V_{CC}	V
V_O	Output voltage	0		V_{CC}	0		V_{CC}	V
$\Delta V/\Delta v$	Input transition rise or fall rate	0		10	0		10	ns/V
T_A	Operating free-air temperature	-40		+85	-40		+85	°C

NOTE:

1. No electrical or switching characteristics are specified at $V_{CC} < 3V$. Operation between 2V and 3V is not recommended, but within that range, a device output will maintain a previously established logic state.

ABSOLUTE MAXIMUM RATINGS¹

SYMBOL	PARAMETER	TEST CONDITIONS	RATING	UNIT
V_{CC}	DC supply voltage		-0.5 to +7.0	V
I_{IK} or V_I	DC input diode current ²	$V_I < 0$	-20	mA
		$V_I > V_{CC}$	20	
	DC input voltage		-0.5 to $V_{CC} + 0.5$	V
I_{OK} or V_O	DC output diode current ²	$V_O < 0$	-50	mA
		$V_O > V_{CC}$	50	
	DC output voltage		-0.5 to $V_{CC} + 0.5$	V
I_O	DC output source or sink current per output pin	$V_O = 0$ to V_{CC}	± 50	mA
I_{CC} or I_{GND}	DC V_{CC} current		± 200	mA
	DC ground current		± 200	
T_{STG}	Storage temperature		-65 to 150	°C
P_{TOT}	Power dissipation per package Plastic DIP	Above 70°C: derate linearly by 8mW/K	500	mW
	Power dissipation per package Plastic surface mount (SO)	Above 70°C: derate linearly by 6mW/K	400	mW

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

Dual 1-to-4 Line Clock Driver; 3-State

74AC/ACT11208

DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	V _{CC}	74AC11208				74ACT11208				UNIT								
				T _A = +25°C		T _A = -40°C to +85°C		T _A = +25°C		T _A = -40°C to +85°C										
				Min	Max	Min	Max	Min	Max	Min	Max									
V _{IH}	High-level input voltage		3.0	2.10		2.10						V								
			4.5	3.15		3.15		2.0		2.0										
			5.5	3.85		3.85		2.0		2.0										
V _{IL}	Low-level input voltage		3.0		0.90		0.90					V								
			4.5		1.35		1.35	0.8		0.8										
			5.5		1.65		1.65	0.8		0.8										
V _{OH}	High-level output voltage	V _I = V _{IL} or V _{IH} I _{OH} = -50μA	3.0	2.9		2.9						V								
			4.5	4.4		4.4		4.4		4.4										
			5.5	5.4		5.4		5.4		5.4										
			3.0	2.58		2.48														
			4.5	3.94		3.8		3.94		3.8										
V _{OL}	Low-level output voltage	V _I = V _{IL} or V _{IH} I _{OH} = -75mA ¹	3.0									V								
			4.5		0.1		0.1													
			5.5		0.1		0.1	0.1		0.1										
			3.0		0.36		0.44													
			4.5		0.36		0.44	0.36		0.44										
I _I	Input leakage current	V _I = V _{CC} or GND	5.5		±0.1		±1.0		±0.1		±1.0	μA								
			I _{OZ}	3-State output off-state current	V _I = V _{IH} or V _{IL} V _O = V _{CC} or GND	5.5		±0.5		±5.0			±0.5		±5.0					
						I _{CC}	Quiescent supply current	V _I = V _{CC} or GND, I _O = 0	5.5		8.0			8.0		8.0		8.0		
									ΔI _{CC}	Supply current, TTL inputs High ²	One input at 3.4V, other inputs at V _{CC} or GND		5.5					0.9		1.0

NOTES:

- Not more than one output should be tested at a time, and the duration of the test should not exceed 10ms.
- This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0V or V_{CC}.