

# SN751508, SN751518 DC PLASMA DISPLAY DRIVERS

D2984, JANUARY 1987 - REVISED NOVEMBER 1989

- Each Device Drives 32 Lines
- -120-V P-N-P Open-Collector Parallel Outputs
- High-Speed Serially Shifted Data Inputs
- CMOS-Compatible Inputs
- Strobe and Sustain Inputs Provided
- Serial Data Output for Cascade Operation

### description

The SN751508 and SN751518 are monolithic integrated circuits designed to drive the data lines of a dc plasma panel display. The SN751518 pin sequence is reversed from the SN751508 for ease in printed circuit board layout.

Each device consists of two 16-bit shift registers, 32 latches, 32 OR gates, and 32 P-N-P open-collector output AND gates. Typically, a 32-bit data string is split into two 16-bit data strings externally and then entered in parallel into the shift registers on the high-to-low transition of the clock signal. A high LATCH ENABLE transfers the data from the shift registers to the inputs of 32 OR gates through the latches. Data present in the latch during the high-to-low transition of LATCH ENABLE is stored. When STROBE is high, the latch is masked and a high will be placed on the data input of the output AND gates. When STROBE is low, and SUSTAIN is high, data from the latches is reflected at the outputs. When low, SUSTAIN will force all outputs to their off state. Drivers may be cascaded via the serial data outputs of the static shift registers. These outputs are not affected by LATCH ENABLE, STROBE, or SUSTAIN.

The SN751508 and the SN751518 are characterized from 0°C to 70°C.

**SN751508 . . . FT PACKAGE**

(TOP VIEW)

Q32	1	48	Q1
Q31	2	47	Q2
Q30	3	46	Q3
Q29	4	45	Q4
Q28	5	44	Q5
Q27	6	43	Q6
Q26	7	42	Q7
Q25	8	41	Q8
Q24	9	40	Q9
Q23	10	39	Q10
Q22	11	38	Q11
Q21	12	37	Q12
Q20	13	36	Q13
Q19	14	35	Q14
Q18	15	34	Q15
Q17	16	33	Q16
GND	17	32	GND
NC	18	31	SUSTAIN
STROBE	19	30	NC
NC	20	29	LATCH ENABLE
CLOCK	21	28	NC
VCC	22	27	VCC
SERIAL OUT2	23	26	DATA IN2
SERIAL OUT1	24	25	DATA IN1

**SN751518 . . . FT PACKAGE**

(TOP VIEW)

Q1	1	48	Q32
Q2	2	47	Q31
Q3	3	46	Q30
Q4	4	45	Q29
Q5	5	44	Q28
Q6	6	43	Q27
Q7	7	42	Q26
Q8	8	41	Q25
Q9	9	40	Q24
Q10	10	39	Q23
Q11	11	38	Q22
Q12	12	37	Q21
Q13	13	36	Q20
Q14	14	35	Q19
Q15	15	34	Q18
Q16	16	33	Q17
GND	17	32	GND
SUSTAIN	18	31	NC
NC	19	30	STROBE
LATCH ENABLE	20	29	NC
NC	21	28	CLOCK
VCC	22	27	VCC
DATA IN2	23	26	SERIAL OUT2
DATA IN1	24	25	SERIAL OUT1

NC—No internal connection

**PRODUCTION DATA** documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1989, Texas Instruments Incorporated

**TEXAS  
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

3-113


# SN751508, SN751518 DC PLASMA DISPLAY DRIVERS

## logic symbols<sup>†</sup>

SN751508



SN751518




<sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

TEXAS  
INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

---

**logic diagram (positive logic)**



---

**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

3-115

**SN751508, SN751518  
DC PLASMA DISPLAY DRIVERS**


FUNCTION	CONTROL INPUTS				SHIFT REGISTERS R1 THRU R32	LATCHES LC1 THRU LC32	OUTPUTS		
	CLOCK	LATCH ENABLE	STROBE	SUSTAIN			SERIAL		Q1 THRU Q32
S01	S02								
LOAD	↓ No ↓	X X	X X	X X	Load and shift <sup>†</sup> No change	Determined by LATCH ENABLE <sup>‡</sup>	R31 R32	R31 R32	Determined by SUSTAIN and STROBE
LATCH ENABLE	X X	L H	X X	X X	As determined above	Stored data New data	R31 R32	R31 R32	Determined by SUSTAIN and STROBE
STROBE	X X	X X	L H	H H	As determined above	Determined by LATCH ENABLE <sup>‡</sup>	R31 R32	R31 R32	LC1 thru LC32 All on (high)
SUSTAIN	X	X	X	L	As determined above	Determined by LATCH ENABLE <sup>‡</sup>	R31 R32	R31 R32	All off

H = high level, L = low level, X = irrelevant, ↓ = high-to-low transition


<sup>†</sup>Each even-numbered shift register stage takes on the state of the next-lower even-numbered stage, and likewise each odd-numbered shift register stage takes on the state of the next-lower odd-numbered stage; i.e., R32 takes on the state of R30, R30 takes on the state of R28, . . . R4 takes on the state of R2, R2 takes on the state of Data In2, R31 takes on the state of R29, R29 takes on the state of R27, . . . R3 takes on the state of R1, and R1 takes on the state on Data In1.

<sup>‡</sup>New data enters the latches while LATCH ENABLE is high. This data is stored while LATCH ENABLE is low.

**typical operating sequence**



**schematics of inputs and outputs**



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, V <sub>CC</sub> (see Note 1) . . . . .	-0.4 to 7 V
On-state Q output voltage, V <sub>O</sub> . . . . .	-120 V to V <sub>CC</sub> +0.4 V
Input voltage . . . . .	-0.4 V to V <sub>CC</sub> +0.4 V
Serial output voltage . . . . .	-0.4 V to V <sub>CC</sub> +0.4 V
Continuous total power dissipation at (or below) 25°C free-air temperature (see Note 2) . . . . .	1025 mW
Operating free-air temperature range, T <sub>A</sub> . . . . .	0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds . . . . .	260°C

NOTES: 1. Voltages values are with respect to GND.

2. For operation above 25°C free-air temperature, derate linearly to 656 mW at 70°C at the rate of 8.2 mW/°C.

# SN751508, SN751518 DC PLASMA DISPLAY DRIVERS

## recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.5	5	5.5	V
Output voltage, V <sub>O</sub>				-75	V
High-level input voltage, V <sub>IH</sub>	V <sub>CC</sub> = 4.5 V	3.6			V
	V <sub>CC</sub> = 5.5 V	4.4			
Low-level input voltage, V <sub>IL</sub>	V <sub>CC</sub> = 4.5 V		0.9		V
	V <sub>CC</sub> = 5.5 V		1		
Output current, I <sub>O</sub> (T <sub>A</sub> = 25°C)				-1.2	mA
Clock frequency, f <sub>clock</sub>				5	MHz
Pulse duration, t <sub>w</sub> (see Figure 1)	CLOCK	75			
	DATA IN	160			ns
	LATCH ENABLE	90			
	STROBE	2			μs
	SUSTAIN	2			
Setup time, t <sub>su</sub> (see Figure 1)	DATA IN before CLOCK†	20			
	CLOCK low before LATCH ENABLE†	50			ns
	LATCH ENABLE low before CLOCK†	0			
	LATCH ENABLE high before STROBE†	0			
	LATCH ENABLE high before SUSTAIN†	0			
Hold time, DATA IN after CLOCK†, t <sub>h</sub> (see Figure 1)		50			μs
Operating free-air temperature, T <sub>A</sub>		0	70		°C

## electrical characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 0°C to 70°C (unless otherwise noted)

PARAMETER	TEST CONDITIONS			MIN	TYP†	MAX	UNIT
V <sub>OH</sub> High-level output voltage	Q outputs	I <sub>OH</sub> = -0.5 mA		4	4.5		
	Serial Outputs	V <sub>CC</sub> = 5.5 V	I <sub>OH</sub> = -100 μA	4.3	4.6		V
			I <sub>OH</sub> = -20 μA	4.4			
	Serial Outputs	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -100 μA	3.4	3.6		
			I <sub>OH</sub> = -20 μA	3.6			
V <sub>OL</sub> Low-level output voltage	Serial Outputs	V <sub>CC</sub> = 5.5 V	I <sub>OL</sub> = 100 μA	0.9	1.2		V
			I <sub>OL</sub> = 20 μA		1.1		
	Serial Outputs	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 100 μA	0.9	1.1		
			I <sub>OL</sub> = 20 μA		0.9		
I <sub>OH</sub> High-level Q output current		T <sub>A</sub> = 25°C, V <sub>O</sub> = 3 V		-1.2			mA
I <sub>OL</sub> Low-level Q output current		T <sub>A</sub> = 25°C, V <sub>O</sub> = -75 V			-500		μA
I <sub>IH</sub> High-level input current		T <sub>A</sub> = 25°C, V <sub>I</sub> = V <sub>CC</sub>			1		μA
I <sub>IL</sub> Low-level input current		T <sub>A</sub> = 25°C, V <sub>I</sub> = 0			-1		μA
I <sub>CC</sub> Supply current	All Q outputs high, V <sub>CC</sub> = 5.5 V			17	25		mA
	All Q outputs low				3		
C <sub>i</sub> Input capacitance					15		pF

†All typical values are at T<sub>A</sub> = 25°C.

## switching characteristics V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C (unless otherwise noted)


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>pd</sub> Propagation delay time, CLOCK to Serial Outputs	C <sub>L</sub> = 15 pF	100	150		ns
t <sub>DLH</sub> Delay time, low-to-high-level Q output from SUSTAIN or STROBE		0.3‡	1		μs
t <sub>DHL</sub> Delay time, high-to-low-level Q output from SUSTAIN or STROBE	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 91 kΩ,	1‡	2.5		μs
t <sub>T LH</sub> Transition time, low-to-high-level Q output	See Figures 1 and 2	2	5		μs
t <sub>THL</sub> Transition time, high-to-low-level Q output		11	18		μs

‡Typical values for delay times are measured from the SUSTAIN input.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**PARAMETER MEASUREMENT INFORMATION**




NOTE: Input  $t_f$  and  $t_r$  are less than or equal to 10 ns.

**FIGURE 1. INPUT TIMING AND SWITCHING TIME VOLTAGE WAVEFORMS**

**SN751508, SN751518  
DC PLASMA DISPLAY DRIVERS**

**PARAMETER MEASUREMENT INFORMATION**




**TEST CIRCUIT**


NOTES: A. Input pulses are supplied by generators having the following characteristics:  $t_w = 100 \text{ ns}$ ,  $\text{PRR} \leq 5 \text{ MHz}$ ,  $t_r \leq 10 \text{ ns}$ ,  $t_f \leq 10 \text{ ns}$ ,  $Z_0 = 50 \Omega$ .  
B.  $C_L$  includes probe and jig capacitance.

**FIGURE 2**


**TYPICAL CHARACTERISTICS**




**FIGURE 3**



**FIGURE 4**



**FIGURE 5**



**FIGURE 6**

**SN751508, SN751518  
DC PLASMA DISPLAY DRIVERS**

**TYPICAL CHARACTERISTICS**




FIGURE 7




FIGURE 8