

**128Kx8 MONOLITHIC FLASH**

PRELIMINARY*

FEATURES

- Access Times of 60, 70, 90, 120 and 150nS
- Packaging
 - 32 pin, Hermetic Ceramic, 0.600" DIP (Package 300)
 - 32 lead, Hermetic Ceramic, 0.400" SOJ (Package 101)
- 10,000 Erase/Program Cycles
- Sector Erase Architecture
 - 8 equal size sectors of 16KBytes each
 - Any combination of sectors can be concurrently erased. Also supports full chip erase
- Organized as 128Kx8
- Commercial, Industrial and Military Temperature Ranges
- 5 Volt Programming. 5V $\pm$ 10% Supply.
- Low Power CMOS, 20mA Read Current, Typical
- Embedded Erase and Program Algorithms
- TTL Compatible Inputs and CMOS Outputs
- Built in Decoupling Caps for Low Noise Operation
- Page Program Operation and Internal Program Control Time

* This data sheet describes a product under development and is subject to change or cancellation without notice.

Note: Programming information available upon request.

PIN CONFIGURATION FOR WMF128K8-XXX5**32 DIP
32 CSOJ
TOP VIEW**

NC	1	32	V _{CC}
A16	2	31	WE
A15	3	30	NC
A12	4	29	A14
A7	5	28	A13
A6	6	27	A8
A5	7	26	A9
A4	8	25	A11
A3	9	24	OE
A2	10	23	A10
A1	11	22	CS
A0	12	21	I/O7
I/O0	13	20	I/O6
I/O1	14	19	I/O5
I/O2	15	18	I/O4
V _{SS}	16	17	I/O3

PIN DESCRIPTION

A0-16	Address Inputs
I/O0-7	Data Input/Output
CS	Chip Select
OE	Output Enable
WE	Write Enable
V _{CC}	+5.0V Power
V _{SS}	Ground



ABSOLUTE MAXIMUM RATINGS

Parameter		Unit
Operating Temperature	-55 to +125	°C
Supply Voltage Range (V _{CC})	-2.0 to +7.0	V
Signal voltage range (any pin except A9) (2)	-2.0 to +7.0	V
Storage Temperature Range	-65 to +150	°C
Lead Temperature (soldering, 10 seconds)	+300	°C
Data Retention	10 years	
Endurance (write/erase cycles)	10,000 cycles min.	
A ₉ Voltage for sector protect (V _{IO}) (3)	-2.0 to +14.0	V

NOTES:

1. Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
2. Minimum DC voltage on input or I/O pins is -0.5V. During voltage transitions, inputs may overshoot V_{SS} to -2.0 V for periods of up to 20nS. Maximum DC voltage on output and I/O pins is V_{CC} + 0.5V. During voltage transitions, outputs may overshoot to V_{CC} + 2.0 V for periods of up to 20nS.
3. Minimum DC input voltage on A₉ pin is -0.5V. During voltage transitions, A₉ may overshoot V_{SS} to -2V for periods of up to 20nS. Maximum DC input voltage on A₉ is +13.5V which may overshoot to 14.0 V for periods up to 20nS.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V _{CC}	4.5	5.5	V
Input High Voltage	V _{IH}	2.0	V _{CC} + 0.3	V
Input Low Voltage	V _{IL}	-0.5	+0.8	V
Operating Temp. (Mil.)	T _A	-55	+125	°C
Operating Temp. (Ind.)	T _A	-40	+85	°C
A ₉ Voltage for Sector Protect	V _{IO}	11.5	12.5	V

CAPACITANCE

(T_A = +25°C)

Parameter	Symbol	Conditions	Max	Unit
Address Input capacitance	C _{AD}	V _{IO} = 0 V, f = 1.0 MHz	15	pF
Output Enable capacitance	C _{OE}	V _{IH} = 0 V, f = 1.0 MHz	15	pF
Write Enable capacitance	C _{WE}	V _{IH} = 0 V, f = 1.0 MHz	15	pF
Chip Select capacitance	C _{CS}	V _{IH} = 0 V, f = 1.0 MHz	15	pF
Data I/O capacitance	C _{I/O}	V _{IO} = 0 V, f = 1.0 MHz	15	pF

This parameter is guaranteed by design but not tested.

DC CHARACTERISTICS - CMOS COMPATIBLE


(V_{CC} = 5.0V, V_{SS} = 0V, T_A = -55°C to +125°C)

Parameter	Symbol	Conditions	Min	Max	Unit
Input Leakage Current	I _{LI}	V _{CC} = 5.5, V _{IH} = GND to V _{CC}		10	μA
Output Leakage Current	I _{LO}	V _{CC} = 5.5, V _{IH} = GND to V _{CC}		10	μA
V _{CC} Active Current for Read (1)	I _{CC1}	$\overline{CS} = V_{IL}, \overline{OE} = V_{IH}$		35	mA
V _{CC} Active Current for Program or Erase (2)	I _{CC2}	$\overline{CS} = V_{IL}, \overline{OE} = V_{IH}$		50	mA
V _{CC} Standby Current	I _{CC3}	V _{CC} = 5.5, $\overline{CS} = V_{IH}, f = 5\text{MHz}$		1.6	mA
Output Low Voltage	V _{OL}	I _{OL} = 12.0 mA, V _{CC} = 4.5		0.45	V
Output High Voltage	V _{OH1}	I _{OH} = -2.5 mA, V _{CC} = 4.5	0.85 x V _{CC}		V
Output High Voltage	V _{OH2}	I _{OH} = -100 μA, V _{CC} = 4.5	V _{CC} - 0.4		V
Low V _{CC} Lock Out Voltage	V _{LKO}		3.2		V

NOTES:

1. The I_{CC} current listed includes both the DC operating current and the frequency dependent component (at 5 MHz). The frequency component typically is less than 2 mA/MHz, with $\overline{OE}$ at V_{IH}.
2. I_{CC} active while Embedded Algorithm (program or erase) is in progress.
3. DC test conditions: V_{IL} = 0.3V, V_{IH} = V_{CC} - 0.3V

AC TEST CIRCUIT



AC TEST CONDITIONS

Parameter	Typ	Unit
Input Pulse Levels	V _{IL} = 0, V _{IH} = 3.0	V
Input Rise and Fall	5	nS
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

NOTES:

V_Z is programmable from -2V to +7V.
I_{OL} & I_{OH} programmable from 0 to 16mA.
Tester Impedance Z₀ = 75 Ω.
V_Z is typically the midpoint of V_{OH} and V_{OL}.
I_{OL} & I_{OH} are adjusted to simulate a typical resistive load circuit.
ATE tester includes jig capacitance.



AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS, $\overline{WE}$ CONTROLLED

(V_{CC} = 5.0V, V_{SS} = 0V, T_A = -55°C to +125°C)

Parameter	Symbol		-60		-70		-90		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	t _{AVAV}	t _{WC}	60		70		90		120		150		nS
Chip Select Setup Time	t _{ELWL}	t _{CS}	0		0		0		0		0		nS
Write Enable Pulse Width	t _{WLWH}	t _{WP}	35		35		45		50		50		nS
Address Setup Time	t _{AVWL}	t _{AS}	0		0		0		0		0		nS
Data Setup Time	t _{DVWH}	t _{DS}	30		30		45		50		50		nS
Data Hold Time	t _{WHDX}	t _{DH}	0		0		0		0		0		nS
Address Hold Time	t _{WLAX}	t _{AH}	45		45		45		50		50		nS
Chip Select Hold Time	t _{WHEH}	t _{CH}	0		0		0		0		0		nS
Write Enable Pulse Width High	t _{WHWL}	t _{WPH}	20		20		20		20		20		nS
Duration of Byte Programming Operation (min)	t _{WHWH1}		14		14		14		14		14		μS
Chip and Sector Erase Time	t _{WHWH2}		2.2	60	2.2	60	2.2	60	2.2	60	2.2	60	Sec
Read Recovery Time Before Write	t _{GHWL}		0		0		0		0		0		μS
V _{CC} Setup Time		t _{VCS}	50		50		50		50		50		μS
Chip Programming Time				12.5		12.5		12.5		12.5		12.5	Sec
Output Enable Setup Time		t _{OES}	0		0		0		0		0		nS
Output Enable Hold Time (1)		t _{OEH}	10		10		10		10		10		nS

1 For Toggle and Data Polling.

AC CHARACTERISTICS – READ ONLY OPERATIONS

(V_{CC} = 5.0V, V_{SS} = 0V, T_A = -55°C to +125°C)

Parameter	Symbol		-60		-70		-90		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{AVAV}	t _{RC}	60		70		90		120		150		nS
Address Access Time	t _{AVQV}	t _{ACC}		60		70		90		120		150	nS
Chip Select Access Time	t _{ELQV}	t _{CE}		60		70		90		120		150	nS
$\overline{OE}$ to Output Valid	t _{GLQV}	t _{OE}		30		35		40		50		55	nS
Chip Select to Output High Z (1)	t _{EHQZ}	t _{OF}		20		20		25		30		35	nS
$\overline{OE}$ High to Output High Z (1)	t _{GHQZ}	t _{OF}		20		20		25		30		35	nS
Output Hold from Address, $\overline{CS}$ or $\overline{OE}$ Change, whichever is first	t _{AXQX}	t _{OH}	0		0		0		0		0		nS


1 Guaranteed by design, not tested.

**AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS, $\overline{CS}$ CONTROLLED**(V_{CC} = 5.0V, V_{SS} = 0V, T_A = -55°C to +125°C)

Parameter	Symbol		-60		-70		-90		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	t _{AVAV}	t _{WC}	60		70		90		120		150		nS
$\overline{WE}$ Setup Time	t _{WLEL}	t _{WS}	0		0		0		0		0		nS
$\overline{CS}$ Pulse Width	t _{ELEH}	t _{CP}	30		35		45		50		55		nS
Address Setup Time	t _{AVEL}	t _{AS}	0		0		0		0		0		nS
Data Setup Time	t _{DVEH}	t _{DS}	30		30		45		50		55		nS
Data Hold Time	t _{EHDX}	t _{DH}	0		0		0		0		0		nS
Address Hold Time	t _{ELAX}	t _{AH}	45		45		45		50		55		nS
$\overline{WE}$ Hold from $\overline{WE}$ High	t _{EHWH}	t _{WH}	0		0		0		0		0		nS
$\overline{CS}$ Pulse Width High	t _{EH}	t _{CPH}	20		20		20		20		20		nS
Duration of Programming Operation	t _{WHWH1}		14		14		14		14		14		μS
Duration of Erase Operation	t _{WHWH2}		2.2	60	2.2	60	2.2	60	2.2	60	2.2	60	Sec
Read Recovery before Write	t _{GH}		0		0		0		0		0		nS
Chip Programming Time				12.5		12.5		12.5		12.5		12.5	Sec




AC WAVEFORMS FOR READ OPERATIONS





WRITE/ERASE/PROGRAM OPERATION, WE CONTROLLED





NOTES:

1. PA is the address of the memory location to be programmed.
2. PD is the data to be programmed at byte address.
3. D7 is the output of the complement of the data written to the device.
4. Dout is the output of the data written to the device.
5. Figure indicates last two bus cycles of four bus cycle sequence.




AC WAVEFORMS FOR DATA POLLING DURING
EMBEDDED ALGORITHM OPERATIONS




WRITE/ERASE/PROGRAM OPERATION, $\overline{CS}$ CONTROLLED

NOTES:

1. PA represents the address of the memory location to be programmed.
2. PD represents the data to be programmed at byte address.
3. $\overline{D7}$ is the output of the complement of the data written to the device.
4. D0H is the output of the data written to the device.
5. Figure indicates the last two bus cycles of a four bus cycle sequence.

**PACKAGE 101: 32 LEAD, CERAMIC SOJ**

ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES

PACKAGE 300: 32 PIN, CERAMIC DIP, SINGLE CAVITY SIDE BRAZED

ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES



ORDERING INFORMATION

