



# 16Mx36 DRAM SIMM with Fast Page Mode (FPM)

## FEATURES

- Performance range:

	t <sub>TRAC</sub>	t <sub>CAC</sub>	t <sub>RC</sub>	t <sub>PC</sub>
WPD16M36-60MSC	60ns	15ns	110ns	40ns
WPD16M36-70MSC	70ns	20ns	130ns	45ns

- Fast Page Mode operation called hyper page mode
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- TTL compatible inputs and outputs
- +5V  $\pm$  10% power supply
- 4096 cycles/64ms refresh
- JEDEC standard pinout
- Gold or Tin edge connectors

## GENERAL DESCRIPTION

The WPD16M36-XMSC is a 16Mbit x 36 Dynamic RAM (DRAM) high density memory module. The WPD16M36-XMSC consists of 8 CMOS 16M x 4 bit 3.3V DRAM components in 32-pin 400-mil SOJ packages, and four CMOS 16M x 1 bit 5.0V DRAM components in 24-pin 300-mil SOJ packages.

A 5.0V to 3.3V convertor supplies power to the 3.3V components, and bus switches convert the signals of the 3.3V components between 5.0V and 3.3V.

The WPD16M36-XMSC has gold edge connectors and the WPD16M36-XMSC-T has tin edge connectors. The WPD16M36-60MSC and the WPD16M36-70MSC have a t<sub>TRAC</sub> of 60ns and 70ns respectively.

### Pin Names

Pin Name	Pin Function
A <sub>0</sub> -A <sub>11</sub>	Address Inputs
DQ <sub>0</sub> -DQ <sub>35</sub>	Data In/Out
$\overline{\text{W}}$	Read/Write Input
$\overline{\text{RAS}}_0, \overline{\text{RAS}}_2$	Row Address Strobe
$\overline{\text{CAS}}_0, \overline{\text{CAS}}_3$	Column Address Strobe
PD <sub>1</sub> -PD <sub>5</sub>	Presence Detect
V <sub>cc</sub>	Power (+5V)
V <sub>ss</sub>	Ground
NC	No Connection

### Presence Detect Pins\*

(Optional)


Pin	60ns (t <sub>TRAC</sub> =60ns)	70ns (t <sub>TRAC</sub> =70ns)
PD <sub>1</sub>	V <sub>ss</sub>	V <sub>ss</sub>
PD <sub>2</sub>	V <sub>ss</sub>	V <sub>ss</sub>
PD <sub>3</sub>	NC	V <sub>ss</sub>
PD <sub>4</sub>	NC	NC
PD <sub>5</sub>	NC	NC

\* Pin Connection Changing Available




PIN CONFIGURATION (Front View)

Pin	Symbol	Pin	Symbol	Pin	Symbol
1	V <sub>SS</sub>	25	DQ <sub>24</sub>	49	DQ <sub>9</sub>
2	DQ <sub>0</sub>	26	DQ <sub>7</sub>	50	DQ <sub>27</sub>
3	DQ <sub>18</sub>	27	DQ <sub>25</sub>	51	DQ <sub>10</sub>
4	DQ <sub>1</sub>	28	A <sub>7</sub>	52	DQ <sub>28</sub>
5	DQ <sub>19</sub>	29	A <sub>11</sub>	53	DQ <sub>11</sub>
6	DQ <sub>2</sub>	30	V <sub>CC</sub>	54	DQ <sub>29</sub>
7	DQ <sub>20</sub>	31	A <sub>8</sub>	55	DQ <sub>12</sub>
8	DQ <sub>3</sub>	32	A <sub>9</sub>	56	DQ <sub>30</sub>
9	DQ <sub>21</sub>	33	NC	57	DQ <sub>13</sub>
10	V <sub>CC</sub>	34	$\overline{\text{RAS}}_2$	58	DQ <sub>31</sub>
11	PD <sub>5</sub>	35	DQ <sub>26</sub>	59	V <sub>CC</sub>
12	A <sub>0</sub>	36	DQ <sub>8</sub>	60	DQ <sub>32</sub>
13	A <sub>1</sub>	37	DQ <sub>17</sub>	61	DQ <sub>14</sub>
14	A <sub>2</sub>	38	DQ <sub>35</sub>	62	DQ <sub>33</sub>
15	A <sub>3</sub>	39	V <sub>SS</sub>	63	DQ <sub>15</sub>
16	A <sub>4</sub>	40	$\overline{\text{CAS}}_0$	64	DQ <sub>34</sub>
17	A <sub>5</sub>	41	$\overline{\text{CAS}}_2$	65	DQ <sub>16</sub>
18	A <sub>6</sub>	42	$\overline{\text{CAS}}_3$	66	NC
19	A <sub>10</sub>	43	$\overline{\text{CAS}}_1$	67	PD <sub>1</sub>
20	DQ <sub>4</sub>	44	$\overline{\text{RAS}}_0$	68	PD <sub>2</sub>
21	DQ <sub>22</sub>	45	NC	69	PD <sub>3</sub>
22	DQ <sub>5</sub>	46	NC	70	PD <sub>4</sub>
23	DQ <sub>23</sub>	47	$\overline{\text{W}}$	71	NC
24	DQ <sub>6</sub>	48	NC	72	V <sub>SS</sub>





FUNCTIONAL BLOCK DIAGRAM



**ABSOLUTE MAXIMUM RATINGS\***

Item	Symbol	Rating	Units
Voltage on Any Pin Relative to Vss	V <sub>IN</sub> , V <sub>OUT</sub>	-1 to +7.0	V
Voltage on Vcc Supply Relative to Vss	V <sub>CC</sub>	-1 to +7.0	V
Storage Temperature	T <sub>stg</sub>	-55 to +150	°C
Power Dissipation	P <sub>d</sub>	12	W
Short Circuit Output Current	I <sub>OS</sub>	50	mA

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltage reference to Vss, TA=0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Ground	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.0	—	V <sub>CC</sub> +1*	V
Input Low Voltage	V <sub>IL</sub>	-1.0**	—	0.8	V

\* V<sub>CC</sub>+2.0V/20ns. Pulse width is measured at V<sub>CC</sub>.

\*\* -2.0V/20ns. Pulse width is measured at V<sub>SS</sub>.

**DC AND OPERATING CHARACTERISTICS** (Recommended operating conditions unless otherwise noted.)

Parameter		Symbol	Min	Max	Units
Operating Current* (RAS, CAS, Address Cycling @t <sub>RC</sub> =min.)	WPD16M36-60	I <sub>CC1</sub>	—	1440	mA
	WPD16M36-70		—	1320	
Standby Current (RAS=CAS=W=V <sub>IH</sub> )		I <sub>CC2</sub>	—	24	mA
RAS-Only Refresh Current* (CAS=V <sub>IH</sub> , RAS Cycling @t <sub>RC</sub> =min.)	WPD16M36-60	I <sub>CC3</sub>	—	1440	mA
	WPD16M36-70		—	1320	
Fast Page Mode Current* (RAS=V <sub>IL</sub> , CAS Cycling: t <sub>PC</sub> =min.)	WPD16M36-60	I <sub>CC4</sub>	—	540	mA
	WPD16M36-70		—	460	
Standby Current (RAS=CAS=W=V <sub>CC</sub> -0.2V)		I <sub>CC5</sub>	—	12	mA
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @t <sub>RC</sub> =min.)	WPD16M36-60	I <sub>CC6</sub>	—	1440	mA
	WPD16M36-70		—	1320	
Input Leakage Current (Any input 0≤V <sub>IN</sub> ≤V <sub>CC</sub> +0.5V, all other pins not under test=0V)		I <sub>IL</sub>	-60	60	μA
Output Leakage Current (Data out is disabled, 0≤V <sub>OUT</sub> ≤V <sub>CC</sub> )		I <sub>OL</sub>	-10	10	μA
Output High Voltage Level (I <sub>OH</sub> =-5mA)		V <sub>OH</sub>	2.4	—	V
Output Low Voltage Level (I <sub>OL</sub> =4.2mA)		V <sub>OL</sub>	—	0.4	V

\*I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub>, and I<sub>CC6</sub> are dependent on output loading and cycling rates. Specified values are obtained with the output open. I<sub>CC</sub> is specified as an average current. In I<sub>CC1</sub>, I<sub>CC3</sub>, and I<sub>CC6</sub>, address can be changed maximum once while RAS=V<sub>IL</sub>. In I<sub>CC4</sub>, address can be changed maximum once within one fast page mode cycle time, t<sub>PC</sub>.



**CAPACITANCE** ( $T_A=25\text{ }^\circ\text{C}$ ,  $V_{CC}=5.0$ ,  $F=1\text{MHz}$ )

Item	Symbol	Typ	Units
Input Capacitance ( $A_0-A_{10}$ )	$C_{IN1}$	75	pF
Input Capacitance ( $\overline{W}$ )	$C_{IN2}$	99	pF
Input Capacitance ( $\overline{RAS}_0, \overline{RAS}_2$ )	$C_{IN3}$	57	pF
Input Capacitance ( $\overline{CAS}_0-\overline{CAS}_3$ )	$C_{IN4}$	36	pF
Input/Output Capacitance ( $DQ_0-DQ_{35}$ )	$C_{DQ1}$	29	pF

**AC CHARACTERISTICS** ( $0\text{ }^\circ\text{C} \leq T_A \leq 70\text{ }^\circ\text{C}$ ,  $V_{CC}=5.0V \pm 10\%$ , See notes 1, 2)

Parameter	Symbol	WPD16M36-60		WPD16M36-70		Unit	Notes
		Min	Max	Min	Max		
Random read or write cycle time	$t_{RC}$	110		130		ns	
Access time from $\overline{RAS}$	$t_{RAC}$		60		70	ns	3,4
Access time from $\overline{CAS}$	$t_{CAC}$		15		20	ns	3,4,5
Access time from column address	$t_{AA}$		30		35	ns	3,10
$\overline{CAS}$ to output in Low-Z	$t_{CLZ}$	0		0		ns	3
Output buffer turn-off delay	$t_{OFF}$	0	15	0	20	ns	6
Transition time (rise and fall)	$t_r$	3	50	3	50	ns	2
$\overline{RAS}$ precharge time	$t_{RP}$	40		50		ns	
$\overline{RAS}$ pulse width	$t_{RAS}$	60	10,000	70	10,000	ns	
$\overline{RAS}$ hold time	$t_{RSH}$	15		20		ns	
$\overline{CAS}$ hold time	$t_{CSH}$	60		70		ns	
$\overline{CAS}$ pulse width	$t_{CAS}$	15	10,000	20	10,000	ns	
$\overline{RAS}$ to CAS delay time	$t_{RCD}$	20	45	20	50	ns	4
$\overline{RAS}$ to column address delay time	$t_{RAD}$	15	30	15	35	ns	10
$\overline{RAS}$ to CAS precharge time	$t_{CRP}$	5		5		ns	
Row address set-up time	$t_{ASR}$	0		0		ns	
Row address hold time	$t_{RAH}$	10		10		ns	
Column address set-up time	$t_{ASC}$	0		0		ns	
Column address hold time	$t_{CAH}$	10		15		ns	
Column address to $\overline{RAS}$ lead time	$t_{RAL}$	30		35		ns	
Read command set-up time	$t_{RCS}$	0		0		ns	
Read command hold referenced to $\overline{CAS}$	$t_{RCH}$	0		0		ns	8
Read command hold referenced to $\overline{RAS}$	$t_{RRH}$	0		0		ns	8
Write command set-up time	$t_{WCS}$	0		0		ns	7
Write command hold time	$t_{WCH}$	10		15		ns	6
Write command pulse width	$t_{WP}$	10		15		ns	

(continued on the next page)

**AC CHARACTERISTICS** (continued)

Parameter	Symbol	WPD16M36-60		WPD16M36-70		Unit	Notes
		Min	Max	Min	Max		
Data-in hold time	t <sub>DH</sub>	10		15		ns	9
Refresh period	t <sub>REF</sub>		64		64	ms	
CAS set-up time (C-B-R refresh)	t <sub>CSR</sub>	10		10		ns	
CAS hold time (C-B-R refresh)	t <sub>CHR</sub>	10		15		ns	
RAS to CAS precharge	t <sub>RPC</sub>	5		5		ns	
Access time from CAS precharge	t <sub>CPA</sub>		35		40	ns	3
Fast page mode cycle time	t <sub>PC</sub>	40		45		ns	
CAS precharge time (fast page)	t <sub>CP</sub>	10		10		ns	
RAS pulse width (fast page)	t <sub>RASP</sub>	60	200,000	70	200,000	ns	
W to RAS precharge (C-B-R refresh)	t <sub>WRP</sub>	10		10		ns	
W to RAS hold time (C-B-R refresh)	t <sub>WRH</sub>	10		10		ns	

**Notes**


1. An initial pause of 200 ms is required after power-up followed by any 8 RAS-only or CAS-before-RAS refresh cycles before proper device operation is achieved.
2. V<sub>IH(min)</sub> and V<sub>IL(max)</sub> are reference levels for measuring timing of input signals. Transition times are measured between V<sub>IH(min)</sub> and V<sub>IL(max)</sub>, and are assumed to be 2ns for all inputs.
3. Measure with a load equivalent to 2 TTL loads and 100pF.
4. Operation within the t<sub>RCD(max)</sub> limit insures that t<sub>RAC(max)</sub> can be met. t<sub>RCD(max)</sub> is specified as a reference point only. If t<sub>RCD</sub> is greater than the specified t<sub>RCD(max)</sub> limit, then access time is controlled exclusively by t<sub>CAC</sub>.
5. Assumes the t<sub>RCD</sub> ≥ t<sub>RCD(max)</sub>.
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V<sub>OH</sub> or V<sub>OL</sub>.
7. t<sub>WCS</sub> is a non-restrictive operating parameter. It is included in the data sheet as an electrical characteristic only. If t<sub>WCS</sub> ≥ t<sub>WCS(min)</sub> the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle.
8. Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a read cycle.
9. These parameters are referenced to the CAS leading edge in early write cycles.
10. Operation within the t<sub>RAD(max)</sub> limit insures that t<sub>RAC(max)</sub> can be met. t<sub>RAD(max)</sub> is specified as a reference point only. If t<sub>RAD</sub> is greater than the specified t<sub>RAD(max)</sub> limit, then access time is controlled by t<sub>AA</sub>.

**Timing Diagrams**

Please refer to attached Timing Chart I.



PACKAGE DIMENSIONS



TOLERANCES: ±0.13 (0.005) UNLESS OTHERWISE SPECIFIED  
ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES

ORDERING INFORMATION

